blob: 15d5f6dadaf9b7ffb9667e8246b3101061fb05f3 [file] [log] [blame]
Harald Welte70767382018-02-21 12:16:40 +01001module BTS_Tests {
2
3import from General_Types all;
4import from GSM_Types all;
5import from GSM_RR_Types all;
6import from Osmocom_Types all;
7import from GSM_Types all;
8import from GSM_RR_Types all;
Harald Welte82ccef72018-02-25 16:17:33 +01009import from GSM_SystemInformation all;
Harald Welte70767382018-02-21 12:16:40 +010010import from L1CTL_PortType all;
11import from L1CTL_Types all;
12import from LAPDm_Types all;
13import from Osmocom_CTRL_Adapter all;
14
15import from RSL_Types all;
Harald Welte7484fc42018-02-24 14:09:45 +010016import from IPA_Types all;
Harald Welte70767382018-02-21 12:16:40 +010017import from IPA_Emulation all;
18import from RSL_Emulation all;
19
20import from IPL4asp_Types all;
21import from TRXC_Types all;
22import from TRXC_CodecPort all;
23import from TRXC_CodecPort_CtrlFunct all;
24
Harald Welte883340c2018-02-28 18:59:29 +010025import from PCUIF_Types all;
26import from PCUIF_CodecPort all;
27
Harald Welte7484fc42018-02-24 14:09:45 +010028import from MobileL3_CommonIE_Types all;
Harald Welte68e495b2018-02-25 00:05:57 +010029import from MobileL3_RRM_Types all;
30import from MobileL3_Types all;
31import from L3_Templates all;
Harald Welte7484fc42018-02-24 14:09:45 +010032
Harald Welte8da48242018-02-27 20:41:32 +010033import from Osmocom_VTY_Functions all;
34import from TELNETasp_PortType all;
35
Harald Welte70767382018-02-21 12:16:40 +010036/* The tests assume a BTS with the following timeslot configuration:
37 * TS0 : Combined CCCH + SDCCH/4
38 * TS1 .. TS 4: TCH/F
39 * TS5 : TCH/H
40 * TS6 : SDCCH/8
41 * TS7 : PDCH
42 */
43
44modulepar {
45 charstring mp_rsl_ip := "127.0.0.2";
46 integer mp_rsl_port := 3003;
47 integer mp_trx0_arfcn := 871;
Harald Weltea4d8f352018-03-01 15:47:20 +010048 charstring mp_bb_trxc_ip := "127.0.0.1";
Harald Welteef3e1c92018-02-28 23:40:14 +010049 integer mp_bb_trxc_port := 6701;
Harald Welte883340c2018-02-28 18:59:29 +010050 charstring mp_pcu_socket := PCU_SOCK_DEFAULT;
Harald Welted5684392018-03-10 18:22:04 +010051 integer mp_tolerance_rxqual := 1;
52 integer mp_tolerance_rxlev := 3;
Harald Welte70767382018-02-21 12:16:40 +010053}
54
Harald Welte629cc6b2018-03-11 17:19:05 +010055type record of RslChannelNr ChannelNrs;
56
Harald Welte70767382018-02-21 12:16:40 +010057type component test_CT extends CTRL_Adapter_CT {
Harald Welte68e495b2018-02-25 00:05:57 +010058 /* IPA Emulation component underneath RSL */
Harald Welte70767382018-02-21 12:16:40 +010059 var IPA_Emulation_CT vc_IPA;
Harald Welte68e495b2018-02-25 00:05:57 +010060 /* RSL Emulation component (for ConnHdlr tests) */
Harald Welte70767382018-02-21 12:16:40 +010061 var RSL_Emulation_CT vc_RSL;
Harald Welte68e495b2018-02-25 00:05:57 +010062 /* Direct RSL_CCHAN_PT */
Harald Welte70767382018-02-21 12:16:40 +010063 port RSL_CCHAN_PT RSL_CCHAN;
Harald Welte68e495b2018-02-25 00:05:57 +010064
65 /* L1CTL port (for classic tests) */
66 port L1CTL_PT L1CTL;
Harald Welte48494ca2018-02-25 16:59:50 +010067
Harald Welte54a2a2d2018-02-26 09:14:05 +010068 /* TRXC port (for classic tests) */
69 port TRXC_CODEC_PT BB_TRXC;
70 var integer g_bb_trxc_conn_id;
71
Harald Welte8da48242018-02-27 20:41:32 +010072 port TELNETasp_PT BTSVTY;
73
Harald Welte883340c2018-02-28 18:59:29 +010074 /* PCU Interface of BTS */
75 port PCUIF_CODEC_PT PCU;
76 var integer g_pcu_conn_id;
77 /* Last PCU INFO IND we received */
78 var PCUIF_Message g_pcu_last_info;
79
Harald Welte48494ca2018-02-25 16:59:50 +010080 /* SI configuration */
81 var SystemInformationConfig si_cfg := {
82 bcch_extended := false,
83 si1_present := false,
84 si2bis_present := false,
85 si2ter_present := false,
86 si2quater_present := false,
87 si7_present := false,
88 si8_present := false,
89 si9_present := false,
90 si13_present := false,
91 si13alt_present := false,
92 si15_present := false,
93 si16_present := false,
94 si17_present := false,
95 si2n_present := false,
96 si21_present := false,
97 si22_present := false
98 };
Harald Welte629cc6b2018-03-11 17:19:05 +010099
100 /* all logical channels available on the BTS */
101 var ChannelNrs g_AllChannels;
Harald Welte70767382018-02-21 12:16:40 +0100102}
103
104/* an individual call / channel */
105type component ConnHdlr extends RSL_DchanHdlr {
106 port L1CTL_PT L1CTL;
107
108 port TRXC_CODEC_PT BB_TRXC;
109 var integer g_bb_trxc_conn_id;
110
111 timer g_Tguard;
112 timer g_Tmeas_exp := 2.0; /* >= 103 SACCH multiframe ~ 500ms */
113
114 var ConnHdlrPars g_pars;
115 var uint8_t g_next_meas_res_nr := 0;
Harald Weltefa45e9e2018-03-10 18:59:03 +0100116 var boolean g_first_meas_res := true;
Harald Welte70767382018-02-21 12:16:40 +0100117}
118
119function f_init_rsl(charstring id) runs on test_CT {
120 vc_IPA := IPA_Emulation_CT.create(id & "-RSL-IPA");
121 vc_RSL := RSL_Emulation_CT.create(id & "-RSL");
122
123 map(vc_IPA:IPA_PORT, system:IPA_CODEC_PT);
124 connect(vc_IPA:IPA_RSL_PORT, vc_RSL:IPA_PT);
125 connect(self:RSL_CCHAN, vc_RSL:CCHAN_PT);
126
127 vc_IPA.start(IPA_Emulation.main_server(mp_rsl_ip, mp_rsl_port));
128 vc_RSL.start(RSL_Emulation.main(false));
129}
130
131type record ConnHdlrPars {
132 RslChannelNr chan_nr,
133 RSL_IE_ChannelMode chan_mode,
134 float t_guard,
135 ConnL1Pars l1_pars
136}
137
Harald Welte82ccef72018-02-25 16:17:33 +0100138template (value) RachControlParameters ts_RachCtrl_default := {
Harald Welte0fd1fb02018-03-10 17:19:50 +0100139 max_retrans := RACH_MAX_RETRANS_7,
140 tx_integer := '1001'B, /* 12 slots */
Harald Welte82ccef72018-02-25 16:17:33 +0100141 cell_barr_access := false,
142 re_not_allowed := true,
Harald Welteb9585f82018-03-10 17:18:47 +0100143 acc := '0000010000000000'B
Harald Welte82ccef72018-02-25 16:17:33 +0100144};
145
Harald Weltef10153f2018-02-25 16:34:05 +0100146template (value) CellSelectionParameters ts_CellSelPar_default := {
Harald Welte0fd1fb02018-03-10 17:19:50 +0100147 cell_resel_hyst_2dB := 2,
148 ms_txpwr_max_cch := 7,
Harald Weltef10153f2018-02-25 16:34:05 +0100149 acs := '0'B,
150 neci := true,
151 rxlev_access_min := 0
152}
153
154template (value) LocationAreaIdentification ts_LAI_default := {
155 mcc_mnc := '262F42'H,
156 lac := 42
157}
158
Harald Welte7484fc42018-02-24 14:09:45 +0100159/* Default SYSTEM INFORMATION 3 */
Harald Weltef8df4cb2018-03-10 15:15:08 +0100160template (value) SystemInformation ts_SI3_default := {
161 header := ts_RrHeader(SYSTEM_INFORMATION_TYPE_3, 18),
Harald Welte7484fc42018-02-24 14:09:45 +0100162 payload := {
163 si3 := {
164 cell_id := 23,
Harald Weltef10153f2018-02-25 16:34:05 +0100165 lai := ts_LAI_default,
Harald Welte7484fc42018-02-24 14:09:45 +0100166 ctrl_chan_desc := {
167 msc_r99 := true,
168 att := true,
169 bs_ag_blks_res := 1,
170 ccch_conf := CCHAN_DESC_1CCCH_COMBINED,
Harald Welte82ccef72018-02-25 16:17:33 +0100171 si22ind := false,
Harald Welte7484fc42018-02-24 14:09:45 +0100172 cbq3 := CBQ3_IU_MODE_NOT_SUPPORTED,
173 spare := '00'B,
174 bs_pa_mfrms := 0, /* 2 multiframes */
175 t3212 := 1 /* 6 minutes */
176 },
Harald Welte82ccef72018-02-25 16:17:33 +0100177 cell_options := {
Harald Welte7484fc42018-02-24 14:09:45 +0100178 dn_ind := false,
179 pwrc := false,
180 dtx := MS_MAY_USE_UL_DTX,
Harald Welte0fd1fb02018-03-10 17:19:50 +0100181 radio_link_tout_div4 := (32/4)-1
Harald Welte7484fc42018-02-24 14:09:45 +0100182 },
Harald Weltef10153f2018-02-25 16:34:05 +0100183 cell_sel_par := ts_CellSelPar_default,
Harald Welte82ccef72018-02-25 16:17:33 +0100184 rach_control := ts_RachCtrl_default,
Harald Welte3778acc2018-03-09 19:32:31 +0100185 rest_octets := '2B2B2B2B'O
Harald Welte7484fc42018-02-24 14:09:45 +0100186 }
187 }
188}
Harald Welte70767382018-02-21 12:16:40 +0100189
Harald Weltef8df4cb2018-03-10 15:15:08 +0100190template (value) SystemInformation ts_SI2_default := {
191 header := ts_RrHeader(SYSTEM_INFORMATION_TYPE_2, 22),
Harald Weltef10153f2018-02-25 16:34:05 +0100192 payload := {
193 si2 := {
194 bcch_freq_list := '00000000000000000000000000000000'O,
195 ncc_permitted := '11111111'B,
196 rach_control := ts_RachCtrl_default
197 }
198 }
199}
200
Harald Weltef8df4cb2018-03-10 15:15:08 +0100201template (value) SystemInformation ts_SI4_default := {
202 header := ts_RrHeader(SYSTEM_INFORMATION_TYPE_4, 12), /* no CBCH / restoct */
Harald Weltef10153f2018-02-25 16:34:05 +0100203 payload := {
204 si4 := {
205 lai := ts_LAI_default,
206 cell_sel_par := ts_CellSelPar_default,
207 rach_control := ts_RachCtrl_default,
208 cbch_chan_desc := omit,
209 cbch_mobile_alloc := omit,
210 rest_octets := ''O
211 }
212 }
213}
214
215function f_rsl_bcch_fill_raw(RSL_IE_SysinfoType rsl_si_type, octetstring si_enc)
216runs on test_CT {
217 log("Setting ", rsl_si_type, ": ", si_enc);
218 RSL_CCHAN.send(ts_RSL_UD(ts_RSL_BCCH_INFO(rsl_si_type, si_enc)));
219}
220
221function f_rsl_bcch_fill(RSL_IE_SysinfoType rsl_si_type, template (value) SystemInformation si_dec)
222runs on test_CT {
223 var octetstring si_enc := enc_SystemInformation(valueof(si_dec));
224 log("Setting ", rsl_si_type, ": ", si_dec);
225 f_rsl_bcch_fill_raw(rsl_si_type, si_enc);
226}
227
Harald Welte8da48242018-02-27 20:41:32 +0100228private function f_init_vty(charstring id) runs on test_CT {
229 map(self:BTSVTY, system:BTSVTY);
230 f_vty_set_prompts(BTSVTY);
231 f_vty_transceive(BTSVTY, "enable");
232}
233
Harald Welte883340c2018-02-28 18:59:29 +0100234/* PCU socket may at any time receive a new INFO.ind */
235private altstep as_pcu_info_ind() runs on test_CT {
236 var PCUIF_send_data sd;
Harald Welted378a252018-03-13 17:02:14 +0100237 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_INFO_IND(0, ?))) -> value sd {
Harald Welte883340c2018-02-28 18:59:29 +0100238 g_pcu_last_info := sd.data;
Harald Welted378a252018-03-13 17:02:14 +0100239 }
240 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_INFO_IND(?, ?, ?))) -> value sd {
241 setverdict(fail, "Invalid PCU Version/BTS Number received");
242 self.stop;
Harald Welte883340c2018-02-28 18:59:29 +0100243 }
244}
245
246private function f_init_pcu(charstring id) runs on test_CT {
247 timer T := 2.0;
248 var PCUIF_send_data sd;
249 map(self:PCU, system:PCU);
Harald Welte84271622018-03-10 17:21:03 +0100250 if (mp_pcu_socket == "") {
251 g_pcu_conn_id := -1;
252 return;
253 }
Harald Welte883340c2018-02-28 18:59:29 +0100254 g_pcu_conn_id := f_pcuif_connect(PCU, mp_pcu_socket);
255
256 T.start;
257 alt {
Harald Welted378a252018-03-13 17:02:14 +0100258 [] as_pcu_info_ind();
Harald Welte883340c2018-02-28 18:59:29 +0100259 [] T.timeout {
260 setverdict(fail, "Timeout waiting for PCU INFO_IND");
261 self.stop;
262 }
263 }
264}
265
Harald Welte70767382018-02-21 12:16:40 +0100266/* global init function */
Harald Welte68e495b2018-02-25 00:05:57 +0100267function f_init(charstring id := "BTS-Test") runs on test_CT {
Harald Welte629cc6b2018-03-11 17:19:05 +0100268 g_AllChannels := {
269 /* TS 1..4: TCH/F */
270 valueof(ts_RslChanNr_Bm(1)), valueof(ts_RslChanNr_Bm(2)),
271 valueof(ts_RslChanNr_Bm(3)), valueof(ts_RslChanNr_Bm(4)),
272 /* TS 5: TCH/H */
273 valueof(ts_RslChanNr_Lm(5,0)), valueof(ts_RslChanNr_Lm(5,1)),
274 /* TS 0: SDCCH/4 */
275 valueof(ts_RslChanNr_SDCCH4(0,0)), valueof(ts_RslChanNr_SDCCH4(0,1)),
276 valueof(ts_RslChanNr_SDCCH4(0,2)), valueof(ts_RslChanNr_SDCCH4(0,3)),
277 /* TS 6: SDCCH/8 */
278 valueof(ts_RslChanNr_SDCCH8(6,0)), valueof(ts_RslChanNr_SDCCH8(6,1)),
279 valueof(ts_RslChanNr_SDCCH8(6,2)), valueof(ts_RslChanNr_SDCCH8(6,3)),
280 valueof(ts_RslChanNr_SDCCH8(6,4)), valueof(ts_RslChanNr_SDCCH8(6,5)),
281 valueof(ts_RslChanNr_SDCCH8(6,6)), valueof(ts_RslChanNr_SDCCH8(6,7))
282 };
283
Harald Welte70767382018-02-21 12:16:40 +0100284 f_init_rsl(id);
285 RSL_CCHAN.receive(ASP_IPA_Event:{up_down := ASP_IPA_EVENT_UP});
Harald Welte2d142592018-02-25 13:19:44 +0100286 f_sleep(0.5); /* workaround for OS#3000 */
Harald Welte8da48242018-02-27 20:41:32 +0100287 f_init_vty(id);
Harald Welte7484fc42018-02-24 14:09:45 +0100288
289 /* Send SI3 to the BTS, it is needed for various computations */
Harald Weltef10153f2018-02-25 16:34:05 +0100290 f_rsl_bcch_fill(RSL_SYSTEM_INFO_3, ts_SI3_default);
291 /* SI2 + SI4 are required for SI testing as they are mandatory defaults */
292 f_rsl_bcch_fill(RSL_SYSTEM_INFO_2, ts_SI2_default);
293 f_rsl_bcch_fill(RSL_SYSTEM_INFO_4, ts_SI4_default);
Harald Welte57fe8232018-02-26 17:52:50 +0100294
Harald Welte883340c2018-02-28 18:59:29 +0100295 f_init_pcu(id);
296
Harald Welte84271622018-03-10 17:21:03 +0100297 if (mp_bb_trxc_port != -1) {
298 var TrxcMessage ret;
299 /* start with a default moderate timing offset equalling TA=2 */
300 f_main_trxc_connect();
301 ret := f_TRXC_transceive(BB_TRXC, g_bb_trxc_conn_id, valueof(ts_TRXC_FAKE_TIMING(2*256)));
302 }
Harald Welte70767382018-02-21 12:16:40 +0100303}
304
Harald Welte294b0a22018-03-10 23:26:48 +0100305function f_shutdown() runs on test_CT {
306 /* shut down all "externally interfaced" components first to avoid unclean shutdown */
307 vc_IPA.stop;
308 vc_RSL.stop;
309}
310
Harald Welte68e495b2018-02-25 00:05:57 +0100311/* Attach L1CTL to master test_CT (classic tests, non-handler mode) */
312function f_init_l1ctl() runs on test_CT {
313 map(self:L1CTL, system:L1CTL);
314 f_connect_reset(L1CTL);
315}
316
Harald Welte70767382018-02-21 12:16:40 +0100317type function void_fn(charstring id) runs on ConnHdlr;
318
319/* create a new test component */
320function f_start_handler(void_fn fn, ConnHdlrPars pars)
321runs on test_CT return ConnHdlr {
322 var charstring id := testcasename();
323 var ConnHdlr vc_conn;
324
325 vc_conn := ConnHdlr.create(id);
326 /* connect to RSL Emulation main component */
327 connect(vc_conn:RSL, vc_RSL:CLIENT_PT);
328 connect(vc_conn:RSL_PROC, vc_RSL:RSL_PROC);
329
330 vc_conn.start(f_handler_init(fn, id, pars));
331 return vc_conn;
332}
333
Harald Welte7484fc42018-02-24 14:09:45 +0100334template ASP_RSL_Unitdata ts_RSL_UD(template RSL_Message rsl, IpaStreamId sid := IPAC_PROTO_RSL_TRX0) := {
335 streamId := sid,
336 rsl := rsl
337}
338
339template ASP_RSL_Unitdata tr_RSL_UD(template RSL_Message rsl,
340 template IpaStreamId sid := IPAC_PROTO_RSL_TRX0) := {
341 streamId := sid,
342 rsl := rsl
343}
344
Harald Welte70767382018-02-21 12:16:40 +0100345private altstep as_Tguard() runs on ConnHdlr {
346 [] g_Tguard.timeout {
347 setverdict(fail, "Tguard timeout");
348 self.stop;
349 }
350}
351
Harald Welte68e495b2018-02-25 00:05:57 +0100352private function f_l1_tune(L1CTL_PT L1CTL) {
Harald Welte70767382018-02-21 12:16:40 +0100353 f_L1CTL_FBSB(L1CTL, { false, mp_trx0_arfcn }, CCCH_MODE_COMBINED);
354}
355
356private function f_trxc_connect() runs on ConnHdlr {
357 map(self:BB_TRXC, system:BB_TRXC);
358 var Result res;
Harald Weltea4d8f352018-03-01 15:47:20 +0100359 res := TRXC_CodecPort_CtrlFunct.f_IPL4_connect(BB_TRXC, mp_bb_trxc_ip, mp_bb_trxc_port,
360 "", -1, -1, {udp:={}}, {});
Harald Welte70767382018-02-21 12:16:40 +0100361 g_bb_trxc_conn_id := res.connId;
362}
363
364private function f_trxc_fake_rssi(uint8_t rssi) runs on ConnHdlr {
Harald Weltef8df4cb2018-03-10 15:15:08 +0100365 var TrxcMessage ret;
366 ret := f_TRXC_transceive(BB_TRXC, g_bb_trxc_conn_id, valueof(ts_TRXC_FAKE_RSSI(rssi)));
Harald Welte70767382018-02-21 12:16:40 +0100367}
368
369private function f_trx_fake_toffs256(int16_t toffs256) runs on ConnHdlr {
Harald Weltef8df4cb2018-03-10 15:15:08 +0100370 var TrxcMessage ret;
371 ret := f_TRXC_transceive(BB_TRXC, g_bb_trxc_conn_id, valueof(ts_TRXC_FAKE_TIMING(toffs256)));
Harald Welte70767382018-02-21 12:16:40 +0100372}
373
374/* first function started in ConnHdlr component */
375private function f_handler_init(void_fn fn, charstring id, ConnHdlrPars pars)
376runs on ConnHdlr {
377 g_pars := pars;
378 g_chan_nr := pars.chan_nr;
379
380 map(self:L1CTL, system:L1CTL);
381 f_connect_reset(L1CTL);
382
Harald Welte84271622018-03-10 17:21:03 +0100383 if (mp_bb_trxc_port != -1) {
384 f_trxc_connect();
385 }
Harald Welte70767382018-02-21 12:16:40 +0100386
387 g_Tguard.start(pars.t_guard);
388 activate(as_Tguard());
389
390 f_rslem_register(0, pars.chan_nr);
391
392 /* call the user-supplied test case function */
393 fn.apply(id);
394}
395
Harald Welte21240e62018-03-11 21:43:35 +0100396function f_rsl_transceive(template RSL_Message tx, template RSL_Message exp_rx, charstring id,
397 boolean ignore_other := false)
Harald Welte1eba3742018-02-25 12:48:14 +0100398runs on ConnHdlr {
399 timer T := 3.0;
400 RSL.send(tx);
401 T.start;
Harald Welte70767382018-02-21 12:16:40 +0100402 alt {
Harald Welte1eba3742018-02-25 12:48:14 +0100403 [] RSL.receive(exp_rx) {
404 T.stop;
405 setverdict(pass);
Harald Welte70767382018-02-21 12:16:40 +0100406 }
Harald Welte1eba3742018-02-25 12:48:14 +0100407 [] T.timeout {
408 setverdict(fail, "Timeout expecting " & id);
409 self.stop;
410 }
Harald Welte21240e62018-03-11 21:43:35 +0100411 [not ignore_other] as_l1_sacch();
412 [not ignore_other] as_meas_res();
413 [not ignore_other] as_l1_dcch();
414 [not ignore_other] RSL.receive {
Harald Welte1eba3742018-02-25 12:48:14 +0100415 setverdict(fail, "Unexpected RSL message received");
Harald Welte70767382018-02-21 12:16:40 +0100416 }
Harald Welte21240e62018-03-11 21:43:35 +0100417 [ignore_other] RSL.receive { repeat; }
Harald Welte70767382018-02-21 12:16:40 +0100418 }
419}
420
Harald Welte1eba3742018-02-25 12:48:14 +0100421function f_rsl_chan_act(RSL_IE_ChannelMode mode) runs on ConnHdlr {
422 f_rsl_transceive(ts_RSL_CHAN_ACT(g_chan_nr, mode), tr_RSL_CHAN_ACT_ACK(g_chan_nr),
423 "RSL CHAN ACT");
424}
425
Harald Welte70767382018-02-21 12:16:40 +0100426function f_rsl_chan_deact() runs on ConnHdlr {
Harald Welte1eba3742018-02-25 12:48:14 +0100427 f_rsl_transceive(ts_RSL_RF_CHAN_REL(g_chan_nr), tr_RSL_RF_CHAN_REL_ACK(g_chan_nr),
Harald Welte21240e62018-03-11 21:43:35 +0100428 "RF CHAN REL", true);
Harald Welte70767382018-02-21 12:16:40 +0100429}
430
Harald Welte70767382018-02-21 12:16:40 +0100431private template ConnHdlrPars t_Pars(template RslChannelNr chan_nr,
432 template RSL_IE_ChannelMode chan_mode,
433 float t_guard := 20.0) := {
434 chan_nr := valueof(chan_nr),
435 chan_mode := valueof(chan_mode),
436 t_guard := t_guard,
437 l1_pars := {
438 dtx_enabled := false,
Harald Welte685d5982018-02-27 20:42:05 +0100439 toa256_enabled := false,
Harald Welte70767382018-02-21 12:16:40 +0100440 meas_ul := {
441 full := {
442 rxlev := dbm2rxlev(-53),
443 rxqual := 0
444 },
445 sub := {
446 rxlev := dbm2rxlev(-53),
447 rxqual := 0
448 }
449 },
450 timing_offset_256syms := 0,
451 bs_power_level := 0,
452 ms_power_level := 0,
453 ms_actual_ta := 0
454 }
455}
456
Harald Welte93640c62018-02-25 16:59:33 +0100457/***********************************************************************
458 * Channel Activation / Deactivation
459 ***********************************************************************/
460
Harald Welte70767382018-02-21 12:16:40 +0100461/* Stress test: Do 500 channel activations/deactivations in rapid succession */
462function f_TC_chan_act_stress(charstring id) runs on ConnHdlr {
463 for (var integer i := 0; i < 500; i := i+1) {
464 f_rsl_chan_act(g_pars.chan_mode);
465 f_rsl_chan_deact();
466 }
467 setverdict(pass);
468}
469testcase TC_chan_act_stress() runs on test_CT {
470 var ConnHdlr vc_conn;
471 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
472 f_init(testcasename());
473 vc_conn := f_start_handler(refers(f_TC_chan_act_stress), pars);
474 vc_conn.done;
Harald Welte294b0a22018-03-10 23:26:48 +0100475 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +0100476}
477
478/* Test if re-activation of an already active channel fails as expected */
479function f_TC_chan_act_react(charstring id) runs on ConnHdlr {
480 f_rsl_chan_act(g_pars.chan_mode);
481 /* attempt to activate the same lchan again -> expect reject */
482 RSL.send(ts_RSL_CHAN_ACT(g_chan_nr, g_pars.chan_mode));
483 alt {
484 [] RSL.receive(tr_RSL_CHAN_ACT_ACK(g_chan_nr)) {
485 setverdict(fail, "Unexpected CHAN ACT ACK on double activation");
486 }
487 [] RSL.receive(tr_RSL_CHAN_ACT_NACK(g_chan_nr)) {
488 setverdict(pass);
489 }
490 }
491 f_rsl_chan_deact();
492}
493testcase TC_chan_act_react() runs on test_CT {
494 var ConnHdlr vc_conn;
495 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
Harald Welte294b0a22018-03-10 23:26:48 +0100496 f_init();
Harald Welte70767382018-02-21 12:16:40 +0100497 vc_conn := f_start_handler(refers(f_TC_chan_act_react), pars);
498 vc_conn.done;
Harald Welte294b0a22018-03-10 23:26:48 +0100499 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +0100500}
501
502/* Attempt to de-activate a channel that's not active */
503function f_TC_chan_deact_not_active(charstring id) runs on ConnHdlr {
504 timer T := 3.0;
505 RSL.send(ts_RSL_RF_CHAN_REL(g_chan_nr));
506 T.start;
507 alt {
508 [] RSL.receive(tr_RSL_RF_CHAN_REL_ACK(g_chan_nr)) {
509 setverdict(pass);
510 }
511 [] T.timeout {
512 setverdict(fail, "Timeout expecting RF_CHAN_REL_ACK");
513 }
514 }
515}
516testcase TC_chan_deact_not_active() runs on test_CT {
517 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
Harald Welte294b0a22018-03-10 23:26:48 +0100518 f_init();
Harald Welte70767382018-02-21 12:16:40 +0100519 var ConnHdlr vc_conn := f_start_handler(refers(f_TC_chan_deact_not_active), pars);
520 vc_conn.done;
Harald Welte294b0a22018-03-10 23:26:48 +0100521 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +0100522}
523
524/* attempt to activate channel with wrong RSL Channel Nr IE; expect NACK */
525function f_TC_chan_act_wrong_nr(charstring id) runs on ConnHdlr {
526 RSL.send(ts_RSL_CHAN_ACT(g_chan_nr, g_pars.chan_mode));
527 alt {
528 [] RSL.receive(tr_RSL_CHAN_ACT_ACK(g_chan_nr)) {
529 setverdict(fail, "Unexpected CHAN ACT ACK");
530 }
531 [] RSL.receive(tr_RSL_CHAN_ACT_NACK(g_chan_nr)) {
532 setverdict(pass);
533 }
534 }
535}
536private type record WrongChanNrCase {
537 RslChannelNr chan_nr,
538 charstring description
539}
540private type record of WrongChanNrCase WrongChanNrCases;
541private template WrongChanNrCase t_WCN(template RslChannelNr chan_nr, charstring desc) := {
542 chan_nr := chan_nr,
543 description := desc
544}
545
546testcase TC_chan_act_wrong_nr() runs on test_CT {
547 var ConnHdlr vc_conn;
548 var ConnHdlrPars pars;
549
Harald Welte294b0a22018-03-10 23:26:48 +0100550 f_init();
Harald Welte70767382018-02-21 12:16:40 +0100551
552 var WrongChanNrCases wrong := {
553 valueof(t_WCN(t_RslChanNr_RACH(0), "RACH is not a dedicated channel")),
554 valueof(t_WCN(t_RslChanNr_RACH(1), "RACH doesn't exist on timeslot")),
555 valueof(t_WCN(t_RslChanNr_BCCH(0), "BCCH is not a dedicated channel")),
556 valueof(t_WCN(t_RslChanNr_PCH_AGCH(0), "PCH/AGCH is not a dedicated channel")),
557 valueof(t_WCN(t_RslChanNr_Bm(0), "TS0 cannot be TCH/F")),
558 valueof(t_WCN(t_RslChanNr_Lm(0, 0), "TS0 cannot be TCH/H")),
559 valueof(t_WCN(t_RslChanNr_Lm(0, 1), "TS0 cannot be TCH/H")),
560 valueof(t_WCN(t_RslChanNr_PDCH(0), "TS0 cannot be PDCH")),
561 valueof(t_WCN(t_RslChanNr_SDCCH8(0, 0), "TS0 cannot be SDCCH/8")),
562 valueof(t_WCN(t_RslChanNr_SDCCH8(0, 7), "TS0 cannot be SDCCH/8")),
563 valueof(t_WCN(t_RslChanNr_SDCCH4(7, 0), "TS7 cannot be SDCCH/4")),
564 valueof(t_WCN(t_RslChanNr_SDCCH4(7, 3), "TS7 cannot be SDCCH/4")),
565 valueof(t_WCN(t_RslChanNr_Lm(1, 0), "TS1 cannot be TCH/H"))
566 };
567
568 for (var integer i := 0; i < sizeof(wrong); i := i+1) {
569 pars := valueof(t_Pars(wrong[i].chan_nr, ts_RSL_ChanMode_SIGN));
570 vc_conn := f_start_handler(refers(f_TC_chan_act_wrong_nr), pars);
571 vc_conn.done;
572 }
Harald Welte294b0a22018-03-10 23:26:48 +0100573 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +0100574}
575
Harald Welte93640c62018-02-25 16:59:33 +0100576/***********************************************************************
Harald Welte629cc6b2018-03-11 17:19:05 +0100577 * SACCH handling
578 ***********************************************************************/
579
580private function f_exp_sacch(boolean exp) runs on ConnHdlr {
581 timer T_sacch := 3.0;
582 T_sacch.start;
583 alt {
584 [not exp] L1CTL.receive(tr_L1CTL_DATA_IND(g_chan_nr, tr_RslLinkID_SACCH(0))) {
585 setverdict(fail, "Received SACCH when not expecting it");
586 }
587 [not exp] T_sacch.timeout {
588 setverdict(pass);
589 }
590 [exp] L1CTL.receive(tr_L1CTL_DATA_IND(g_chan_nr, tr_RslLinkID_SACCH(0))) {
591 setverdict(pass);
592 }
593 [exp] T_sacch.timeout {
594 setverdict(fail, "Timeout waiting for SACCH on ", g_chan_nr);
595 }
596 [] L1CTL.receive { repeat; }
597 [] RSL.receive { repeat; }
598 }
599}
600
601/* Test if DEACTIVATE SACCH actualy deactivates its transmission (TS 48.058 4.6) */
602private function f_TC_deact_sacch(charstring id) runs on ConnHdlr {
603 f_l1_tune(L1CTL);
604 RSL.clear;
605
606 /* activate the logical channel */
607 f_est_dchan();
608 L1CTL.clear;
609
610 /* check that SACCH actually are received as expected */
611 f_exp_sacch(true);
612
613 /* deactivate SACCH on the logical channel */
614 RSL.send(ts_RSL_DEACT_SACCH(g_chan_nr));
615 f_sleep(1.0);
616 L1CTL.clear;
617
618 /* check that no SACCH are received anymore */
619 f_exp_sacch(false);
620
621 /* release the channel */
622 f_rsl_chan_deact();
623 f_L1CTL_DM_REL_REQ(L1CTL, g_chan_nr);
624}
625testcase TC_deact_sacch() runs on test_CT {
626 var ConnHdlr vc_conn;
627 var ConnHdlrPars pars;
628 f_init();
629 for (var integer i := 0; i < sizeof(g_AllChannels); i := i+1) {
630 //for (var integer i := 0; i < 1; i := i+1) {
631 pars := valueof(t_Pars(g_AllChannels[i], ts_RSL_ChanMode_SIGN));
632 log(testcasename(), ": Starting for ", g_AllChannels[i]);
633 vc_conn := f_start_handler(refers(f_TC_deact_sacch), pars);
634 vc_conn.done;
635 }
636 /* TODO: do the above in parallel, rather than sequentially? */
637 f_shutdown();
638}
639
Harald Welteea17b912018-03-11 22:29:31 +0100640private function f_sacch_present(template octetstring l3_exp) runs on ConnHdlr {
641 var L1ctlDlMessage dl;
642 /* check that the specified SI5 value is actually sent */
643 timer T_sacch := 3.0;
644 L1CTL.clear;
645 T_sacch.start;
646 alt {
647 [] L1CTL.receive(tr_L1CTL_DATA_IND(g_chan_nr, tr_RslLinkID_SACCH(0))) -> value dl {
648 var octetstring l3 := substr(dl.payload.data_ind.payload, 4, 19);
649 if (match(l3, l3_exp)) {
650 setverdict(pass);
651 } else {
652 repeat;
653 }
654 }
655 [] L1CTL.receive { repeat; }
656 [] T_sacch.timeout {
657 setverdict(fail, "Timeout waiting for SACCH ", l3_exp);
658 self.stop;
659 }
660 }
661}
662
Harald Welte629cc6b2018-03-11 17:19:05 +0100663/* Test for default SACCH FILL transmitted in DL SACCH (all channel types) */
Harald Welteea17b912018-03-11 22:29:31 +0100664private function f_TC_sacch_filling(charstring id) runs on ConnHdlr {
665 /* Set a known default SACCH filling for SI5 */
666 var octetstring si5 := f_rnd_octstring(19);
667 RSL.send(ts_RSL_SACCH_FILL(RSL_SYSTEM_INFO_5, si5));
668
669 f_l1_tune(L1CTL);
670 RSL.clear;
671
672 /* activate the logical channel */
673 f_est_dchan();
674
675 /* check that the specified SI5 value is actually sent */
676 f_sacch_present(si5);
677
678 /* release the channel */
679 RSL.clear;
680 f_rsl_chan_deact();
681 f_L1CTL_DM_REL_REQ(L1CTL, g_chan_nr);
682}
683testcase TC_sacch_filling() runs on test_CT {
684 var ConnHdlr vc_conn;
685 var ConnHdlrPars pars;
686 f_init();
687 for (var integer i := 0; i < sizeof(g_AllChannels); i := i+1) {
688 pars := valueof(t_Pars(g_AllChannels[i], ts_RSL_ChanMode_SIGN));
689 log(testcasename(), ": Starting for ", g_AllChannels[i]);
690 vc_conn := f_start_handler(refers(f_TC_sacch_filling), pars);
691 vc_conn.done;
692 }
693 /* TODO: do the above in parallel, rather than sequentially? */
694 f_shutdown();
695}
696
Harald Welte629cc6b2018-03-11 17:19:05 +0100697/* Test for lchan-specific SACCH INFO MODIFY (TS 48.058 4.12) */
Harald Welteea17b912018-03-11 22:29:31 +0100698private function f_TC_sacch_info_mod(charstring id) runs on ConnHdlr {
699 /* Set a known default SACCH filling for SI5 */
700 var octetstring si5 := f_rnd_octstring(19);
701 var octetstring si5_diff := f_rnd_octstring(19);
702 RSL.send(ts_RSL_SACCH_FILL(RSL_SYSTEM_INFO_5, si5));
703
704 f_l1_tune(L1CTL);
705 RSL.clear;
706
707 log("Activating channel, expecting standard SI5");
708 /* activate the logical channel */
709 f_est_dchan();
710 /* check that the specified SI5 value is actually sent */
711 f_sacch_present(si5);
712
713 /* set channel-specific different SI5 */
714 log("Setting channel specific SACCH INFO, expecting it");
715 RSL.send(ts_RSL_SACCH_INF_MOD(g_chan_nr, RSL_SYSTEM_INFO_5, si5_diff))
716 /* check that the specified lchan-specific value is now used */
717 f_sacch_present(si5_diff);
718
719 /* deactivate the channel and re-activate it, this should result in default SI5 */
720 log("De-activating and re-activating channel, expecting standard SI5");
721 f_rsl_chan_deact();
722 f_rsl_chan_act(valueof(ts_RSL_ChanMode_SIGN));
723 /* Verify that the TRX-wide default SACCH filling is present again */
724 f_sacch_present(si5);
725
726 /* release the channel */
727 RSL.clear;
728 f_rsl_chan_deact();
729 f_L1CTL_DM_REL_REQ(L1CTL, g_chan_nr);
730}
731testcase TC_sacch_info_mod() runs on test_CT {
732 var ConnHdlr vc_conn;
733 var ConnHdlrPars pars;
734 f_init();
735 for (var integer i := 0; i < sizeof(g_AllChannels); i := i+1) {
736 pars := valueof(t_Pars(g_AllChannels[i], ts_RSL_ChanMode_SIGN));
737 log(testcasename(), ": Starting for ", g_AllChannels[i]);
738 vc_conn := f_start_handler(refers(f_TC_sacch_info_mod), pars);
739 vc_conn.done;
740 }
741 /* TODO: do the above in parallel, rather than sequentially? */
742 f_shutdown();
743}
744
Harald Welte629cc6b2018-03-11 17:19:05 +0100745/* Test for SACCH transmission rules in the context of special CHAN ACT (HO) */
746
747
748/***********************************************************************
Harald Welte93640c62018-02-25 16:59:33 +0100749 * RACH Handling
750 ***********************************************************************/
751
Harald Welte8c24c2b2018-02-26 08:31:31 +0100752/* like L1SAP_IS_PACKET_RACH */
753private function ra_is_ps(OCT1 ra) return boolean {
Harald Welte56c05802018-02-28 21:39:35 +0100754 if ((ra and4b 'F0'O == '70'O) and (ra and4b '0F'O != '0F'O)) {
Harald Welte8c24c2b2018-02-26 08:31:31 +0100755 return true;
756 }
757 return false;
758}
759
760/* generate a random RACH for circuit-switched */
761private function f_rnd_ra_cs() return OCT1 {
762 var OCT1 ra;
763 do {
764 ra := f_rnd_octstring(1);
765 } while (ra_is_ps(ra));
766 return ra;
767}
768
Harald Welte883340c2018-02-28 18:59:29 +0100769/* generate a random RACH for packet-switched */
770private function f_rnd_ra_ps() return OCT1 {
771 var OCT1 ra;
772 do {
773 ra := f_rnd_octstring(1);
774 } while (not ra_is_ps(ra));
775 return ra;
776}
777
Harald Welte8c24c2b2018-02-26 08:31:31 +0100778/* Send 1000 RACH requests and check their RA+FN on the RSL side */
779testcase TC_rach_content() runs on test_CT {
780 f_init(testcasename());
781 f_init_l1ctl();
Harald Welte68e495b2018-02-25 00:05:57 +0100782 f_l1_tune(L1CTL);
Harald Welte70767382018-02-21 12:16:40 +0100783
Harald Welte8c24c2b2018-02-26 08:31:31 +0100784 var GsmFrameNumber fn_last := 0;
785 for (var integer i := 0; i < 1000; i := i+1) {
786 var OCT1 ra := f_rnd_ra_cs();
787 var GsmFrameNumber fn := f_L1CTL_RACH(L1CTL, oct2int(ra));
788 if (fn == fn_last) {
789 setverdict(fail, "Two RACH in same FN?!?");
790 self.stop;
791 }
792 fn_last := fn;
793
794 timer T := 5.0;
Harald Welte56c05802018-02-28 21:39:35 +0100795 T.start;
Harald Welte8c24c2b2018-02-26 08:31:31 +0100796 alt {
797 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_CHAN_RQD(ra, fn, ?))) {
798 T.stop;
799 }
800 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_CHAN_RQD(?, ?, ?))) {
801 setverdict(fail, "Unexpected CHAN RQD");
802 self.stop;
803 }
804 [] RSL_CCHAN.receive { repeat; }
805 [] T.timeout {
806 setverdict(fail, "Timeout waiting for CHAN RQD");
807 self.stop;
808 }
809 }
810 }
811 setverdict(pass);
Harald Welte294b0a22018-03-10 23:26:48 +0100812 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +0100813}
Harald Welte8c24c2b2018-02-26 08:31:31 +0100814
815/* Send 1000 RACH Requests (flood ~ 89/s) and count if count(Abis) == count(Um) */
816testcase TC_rach_count() runs on test_CT {
Harald Welte294b0a22018-03-10 23:26:48 +0100817 f_init();
Harald Welte8c24c2b2018-02-26 08:31:31 +0100818 f_init_l1ctl();
Harald Welte294b0a22018-03-10 23:26:48 +0100819 f_sleep(1.0);
Harald Welte8c24c2b2018-02-26 08:31:31 +0100820 f_l1_tune(L1CTL);
821
822 var GsmFrameNumber fn_last := 0;
823 for (var integer i := 0; i < 1000; i := i+1) {
824 var OCT1 ra := f_rnd_ra_cs();
825 var GsmFrameNumber fn := f_L1CTL_RACH(L1CTL, oct2int(ra));
826 if (fn == fn_last) {
827 setverdict(fail, "Two RACH in same FN?!?");
828 self.stop;
829 }
830 fn_last := fn;
831 }
832 var integer rsl_chrqd := 0;
833 timer T := 3.0;
Harald Welte56c05802018-02-28 21:39:35 +0100834 T.start;
Harald Welte8c24c2b2018-02-26 08:31:31 +0100835 alt {
836 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_CHAN_RQD(?,?))) {
837 rsl_chrqd := rsl_chrqd + 1;
Harald Weltec3a3f452018-02-26 17:37:47 +0100838 f_timer_safe_restart(T);
Harald Welte8c24c2b2018-02-26 08:31:31 +0100839 repeat;
840 }
841 [] RSL_CCHAN.receive { repeat; }
842 [] T.timeout { }
843 }
844 if (rsl_chrqd == 1000) {
845 setverdict(pass);
846 } else {
847 setverdict(fail, "Received only ", rsl_chrqd, " out of 1000 RACH");
848 }
Harald Welte294b0a22018-03-10 23:26:48 +0100849 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +0100850}
851
Harald Welte54a2a2d2018-02-26 09:14:05 +0100852private function f_main_trxc_connect() runs on test_CT {
853 map(self:BB_TRXC, system:BB_TRXC);
854 var Result res;
Harald Welted3a88a62018-03-01 16:04:52 +0100855 res := TRXC_CodecPort_CtrlFunct.f_IPL4_connect(BB_TRXC, mp_bb_trxc_ip, mp_bb_trxc_port,
856 "", -1, -1, {udp:={}}, {});
Harald Welte54a2a2d2018-02-26 09:14:05 +0100857 g_bb_trxc_conn_id := res.connId;
858}
859
860private function f_rach_toffs(int16_t toffs256, boolean expect_pass) runs on test_CT {
Harald Weltef8df4cb2018-03-10 15:15:08 +0100861 var TrxcMessage ret;
Harald Welte54a2a2d2018-02-26 09:14:05 +0100862 /* tell fake_trx to use a given timing offset for all bursts */
Harald Weltef8df4cb2018-03-10 15:15:08 +0100863 ret := f_TRXC_transceive(BB_TRXC, g_bb_trxc_conn_id, valueof(ts_TRXC_FAKE_TIMING(toffs256)));
Harald Welte54a2a2d2018-02-26 09:14:05 +0100864 f_sleep(0.5);
865
866 /* Transmit RACH request + wait for confirmation */
867 var OCT1 ra := f_rnd_ra_cs();
868 var GsmFrameNumber fn := f_L1CTL_RACH(L1CTL, oct2int(ra));
869
870 /* Check for expected result */
871 timer T := 1.5;
872 T.start;
873 alt {
874 [expect_pass] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_CHAN_RQD(ra, fn))) {
875 setverdict(pass);
876 }
877 [not expect_pass] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_CHAN_RQD(ra, fn))) {
Harald Welteb3e30942018-03-02 10:33:42 +0100878 setverdict(fail, "RACH passed but was expected to be dropped: ", toffs256);
Harald Welte54a2a2d2018-02-26 09:14:05 +0100879 }
880 [] RSL_CCHAN.receive { repeat; }
881 [not expect_pass] T.timeout {
882 setverdict(pass);
883 }
884 [expect_pass] T.timeout {
885 setverdict(fail, "Timeout waiting for CHAN RQD");
886 }
887 }
888}
889
890/* Test if dropping of RACH Based on NM_ATT_MAX_TA works */
891testcase TC_rach_max_ta() runs on test_CT {
892 f_init(testcasename());
893 f_init_l1ctl();
894 f_l1_tune(L1CTL);
Harald Welte54a2a2d2018-02-26 09:14:05 +0100895 f_sleep(1.0);
896
897 /* default max-ta is 63 (full range of GSM timing advance */
898
Vadim Yanitskiyc81d6e42018-03-05 22:39:01 +0700899 /* We allow early arrival up to 2 symbols */
900 f_rach_toffs(-1*256, true);
901 f_rach_toffs(-2*256, true);
Harald Welte54a2a2d2018-02-26 09:14:05 +0100902 f_rach_toffs(-10*256, false);
903
904 /* 0 / 32 / 63 bits is legal / permitted */
905 f_rach_toffs(0, true);
906 f_rach_toffs(32*256, true);
907 f_rach_toffs(63*256, true);
908
909 /* more than 63 bits is not legal / permitted */
910 f_rach_toffs(64*256, false);
911 f_rach_toffs(127*256, false);
Harald Welte294b0a22018-03-10 23:26:48 +0100912 f_shutdown();
Harald Welte54a2a2d2018-02-26 09:14:05 +0100913}
Harald Welte8c24c2b2018-02-26 08:31:31 +0100914
Harald Welte93640c62018-02-25 16:59:33 +0100915/***********************************************************************
916 * Measurement Processing / Reporting
917 ***********************************************************************/
918
Harald Welte70767382018-02-21 12:16:40 +0100919template LapdmAddressField ts_LapdmAddr(LapdmSapi sapi, boolean c_r) := {
920 spare := '0'B,
921 lpd := 0,
922 sapi := sapi,
923 c_r := c_r,
924 ea := true
925}
926
927template LapdmFrameB ts_LAPDm_B(LapdmSapi sapi, boolean c_r, boolean p, octetstring pl) := {
928 addr := ts_LapdmAddr(sapi, c_r),
929 ctrl := t_LapdmCtrlUI(p),
930 len := 0, /* overwritten */
931 m := false,
932 el := 1,
933 payload := pl
934}
935
936/* handle incoming downlink SACCH and respond with uplink SACCH (meas res) */
937altstep as_l1_sacch() runs on ConnHdlr {
938 var L1ctlDlMessage l1_dl;
Harald Weltef8df4cb2018-03-10 15:15:08 +0100939 [] L1CTL.receive(tr_L1CTL_DATA_IND(g_chan_nr, tr_RslLinkID_SACCH(?))) -> value l1_dl {
Harald Welte70767382018-02-21 12:16:40 +0100940 log("SACCH received: ", l1_dl.payload.data_ind.payload);
941 var GsmRrL3Message meas_rep := valueof(ts_MEAS_REP(true, 23, 23, 0, 0, omit));
942 var LapdmFrameB lb := valueof(ts_LAPDm_B(0, false, false, enc_GsmRrL3Message(meas_rep)));
943 log("LAPDm: ", lb);
944 var octetstring pl := '0000'O & enc_LapdmFrameB(lb);
Harald Weltef8df4cb2018-03-10 15:15:08 +0100945 L1CTL.send(ts_L1CTL_DATA_REQ(g_chan_nr, ts_RslLinkID_SACCH(0), pl));
Harald Welte70767382018-02-21 12:16:40 +0100946 repeat;
947 }
948}
949
950altstep as_l1_dcch() runs on ConnHdlr {
951 var L1ctlDlMessage l1_dl;
Harald Weltef8df4cb2018-03-10 15:15:08 +0100952 [] L1CTL.receive(tr_L1CTL_DATA_IND(g_chan_nr, tr_RslLinkID_DCCH(?))) -> value l1_dl {
Harald Welte70767382018-02-21 12:16:40 +0100953 log("DCCH received: ", l1_dl.payload.data_ind.payload);
954 var octetstring pl := '010301'O;
Harald Weltef8df4cb2018-03-10 15:15:08 +0100955 L1CTL.send(ts_L1CTL_DATA_REQ(g_chan_nr, ts_RslLinkID_DCCH(0), pl));
Harald Welte70767382018-02-21 12:16:40 +0100956 repeat;
957 }
958}
959
960type record MeasElem {
961 uint6_t rxlev,
962 uint3_t rxqual
963}
964
965type record MeasElemFS {
966 MeasElem full,
967 MeasElem sub
968}
969
970type record ConnL1Pars {
971 boolean dtx_enabled,
Harald Welte685d5982018-02-27 20:42:05 +0100972 boolean toa256_enabled,
Harald Welte70767382018-02-21 12:16:40 +0100973 MeasElemFS meas_ul,
974 int16_t timing_offset_256syms,
975 uint5_t bs_power_level,
976 uint5_t ms_power_level,
977 uint8_t ms_actual_ta
978}
979
980/* Convert tiing offset from 1/256th symbol to RSL Timing Offset */
981private function toffs256s_to_rsl(int16_t toffs256s) return uint8_t {
982 return 63 + (toffs256s/256);
983}
984
Harald Welted5684392018-03-10 18:22:04 +0100985private function f_max(integer a, integer b) return integer {
986 if (a > b) {
987 return a;
988 } else {
989 return b;
990 }
991}
992
993private function f_min(integer a, integer b) return integer {
994 if (a < b) {
995 return a;
996 } else {
997 return b;
998 }
999}
1000
1001/* compute negative tolerance val-tolerance, ensure >= min */
1002private function f_tolerance_neg(integer val, integer min, integer tolerance) return integer {
1003 val := val - tolerance;
1004 return f_max(val, min);
1005}
1006
1007/* compute positive tolerance val+tolerance, ensure <= max */
1008private function f_tolerance_pos(integer val, integer max, integer tolerance) return integer {
1009 val := val + tolerance;
1010 return f_min(val, max);
1011}
1012
1013/* return a template of (val-tolerance .. val+tolerance) ensuring it is within (min .. max) */
1014private function f_tolerance(integer val, integer min, integer max, integer tolerance)
1015return template integer {
1016 var template integer ret;
1017 ret := (f_tolerance_neg(val, min, tolerance) .. f_tolerance_pos(val, max, tolerance));
1018 return ret;
1019}
1020
1021
Harald Welte70767382018-02-21 12:16:40 +01001022/* build a template for matching measurement results against */
1023private function f_build_meas_res_tmpl() runs on ConnHdlr return template RSL_Message {
1024 var ConnL1Pars l1p := g_pars.l1_pars;
1025 var template RSL_IE_UplinkMeas ul_meas := {
1026 len := 3,
1027 rfu := '0'B,
1028 dtx_d := l1p.dtx_enabled,
Harald Welted5684392018-03-10 18:22:04 +01001029 rxlev_f_u := f_tolerance(l1p.meas_ul.full.rxlev, 0, 63, mp_tolerance_rxlev),
Harald Welte70767382018-02-21 12:16:40 +01001030 reserved1 := '00'B,
Harald Welted5684392018-03-10 18:22:04 +01001031 rxlev_s_u := f_tolerance(l1p.meas_ul.sub.rxlev, 0, 63, mp_tolerance_rxlev),
Harald Welte70767382018-02-21 12:16:40 +01001032 reserved2 := '00'B,
Harald Welted5684392018-03-10 18:22:04 +01001033 rxq_f_u := f_tolerance(l1p.meas_ul.full.rxqual, 0, 7, mp_tolerance_rxqual),
1034 rxq_s_u := f_tolerance(l1p.meas_ul.sub.rxqual, 0, 7, mp_tolerance_rxqual),
Harald Welte70767382018-02-21 12:16:40 +01001035 supp_meas_info := omit
1036 };
Harald Welte685d5982018-02-27 20:42:05 +01001037 if (l1p.toa256_enabled) {
1038 ul_meas.len := 5;
1039 ul_meas.supp_meas_info := int2oct(l1p.timing_offset_256syms, 2);
1040 }
Harald Welte70767382018-02-21 12:16:40 +01001041 /* HACK HACK HACK FIXME HACK HACK HACK see https://osmocom.org/issues/2988 */
1042 ul_meas.rxlev_f_u := ?;
1043 ul_meas.rxlev_s_u := ?;
1044 ul_meas.rxq_f_u := ?;
1045 ul_meas.rxq_s_u := ?;
1046 var template RSL_IE_BS_Power bs_power := {
1047 reserved := 0,
1048 epc := false,
1049 fpc := false,
1050 power_level := l1p.bs_power_level
1051 };
1052 var template RSL_IE_L1Info l1_info := {
1053 ms_power_lvl := l1p.ms_power_level,
1054 fpc := false,
1055 reserved := 0,
1056 actual_ta := l1p.ms_actual_ta
1057 };
1058 var uint8_t offs := toffs256s_to_rsl(l1p.timing_offset_256syms);
1059 var template uint8_t t_toffs := (offs-1 .. offs+1); /* some tolerance */
1060 return tr_RSL_MEAS_RES_OSMO(g_chan_nr, g_next_meas_res_nr, ul_meas, bs_power, l1_info,
1061 ?, t_toffs);
1062}
1063
1064/* verify we regularly receive measurement reports with incrementing numbers */
1065altstep as_meas_res() runs on ConnHdlr {
1066 var RSL_Message rsl;
1067 [] RSL.receive(f_build_meas_res_tmpl()) -> value rsl {
1068 /* increment counter of next to-be-expected meas rep */
1069 g_next_meas_res_nr := (g_next_meas_res_nr + 1) mod 256;
1070 /* Re-start the timer expecting the next MEAS RES */
Harald Weltec3a3f452018-02-26 17:37:47 +01001071 f_timer_safe_restart(g_Tmeas_exp);
Harald Welte70767382018-02-21 12:16:40 +01001072 repeat;
1073 }
1074 [] RSL.receive(tr_RSL_MEAS_RES(g_chan_nr, g_next_meas_res_nr)) -> value rsl {
Harald Weltefa45e9e2018-03-10 18:59:03 +01001075 /* increment counter of next to-be-expected meas rep */
1076 g_next_meas_res_nr := (g_next_meas_res_nr + 1) mod 256;
1077 if (g_first_meas_res) {
1078 g_first_meas_res := false;
1079 repeat;
1080 } else {
1081 setverdict(fail, "Received unspecific MEAS RES ", rsl);
1082 self.stop;
1083 }
Harald Welte70767382018-02-21 12:16:40 +01001084 }
1085 [] RSL.receive(tr_RSL_MEAS_RES(?)) -> value rsl {
1086 setverdict(fail, "Received unexpected MEAS RES ", rsl);
1087 self.stop;
1088 }
1089 [] g_Tmeas_exp.timeout {
1090 setverdict(fail, "Didn't receive expected measurement result")
1091 self.stop;
1092 }
1093}
1094
1095/* Establish dedicated channel: L1CTL + RSL side */
1096private function f_est_dchan() runs on ConnHdlr {
1097 var GsmFrameNumber fn;
1098 var ImmediateAssignment imm_ass;
1099 var integer ra := 23;
1100
1101 fn := f_L1CTL_RACH(L1CTL, ra);
1102 /* This arrives on CCHAN, so we cannot test for receiving CHAN RQDhere */
1103 //RSL.receive(tr_RSL_CHAN_RQD(int2oct(23,1)));
1104
1105 /* Activate channel on BTS side */
1106 f_rsl_chan_act(g_pars.chan_mode);
1107
1108 /* Send IMM.ASS via CCHAN */
1109 var ChannelDescription ch_desc := {
1110 chan_nr := g_pars.chan_nr,
1111 tsc := 7,
1112 h := false,
1113 arfcn := mp_trx0_arfcn,
1114 maio_hsn := omit
1115 };
1116 var MobileAllocation ma := {
1117 len := 0,
1118 ma := ''B
1119 };
1120 var GsmRrMessage rr_msg := valueof(ts_IMM_ASS(ra, fn, 0, ch_desc, ma));
1121 RSL.send(ts_RSL_IMM_ASSIGN(enc_GsmRrMessage(rr_msg)));
1122
1123 /* receive IMM.ASS on MS side */
1124 var ImmediateAssignment ia_um;
1125 ia_um := f_L1CTL_WAIT_IMM_ASS(L1CTL, ra, fn);
1126 /* enable dedicated mode */
1127 f_L1CTL_DM_EST_REQ_IA(L1CTL, ia_um);
Harald Weltefa45e9e2018-03-10 18:59:03 +01001128
1129 g_first_meas_res := true;
Harald Welte70767382018-02-21 12:16:40 +01001130}
1131
1132/* establish DChan, verify existance + contents of measurement reports */
1133function f_TC_meas_res_periodic(charstring id) runs on ConnHdlr {
Harald Welte68e495b2018-02-25 00:05:57 +01001134 f_l1_tune(L1CTL);
Harald Welte70767382018-02-21 12:16:40 +01001135 RSL.clear;
1136
Harald Welte5398d5e2018-03-10 19:00:24 +01001137 if (mp_bb_trxc_port != -1) {
1138 g_pars.l1_pars.meas_ul.full.rxlev := dbm2rxlev(-100);
1139 f_trxc_fake_rssi(100);
Harald Welte70767382018-02-21 12:16:40 +01001140
Harald Welte5398d5e2018-03-10 19:00:24 +01001141 g_pars.l1_pars.timing_offset_256syms := 512; /* 2 symbols */
1142 f_trx_fake_toffs256(g_pars.l1_pars.timing_offset_256syms);
1143 } else {
1144 g_pars.l1_pars.timing_offset_256syms := 0; /* FIXME */
1145 g_pars.l1_pars.meas_ul.full.rxlev := dbm2rxlev(-55); /* FIXME */
1146 }
1147 g_pars.l1_pars.meas_ul.sub.rxlev := g_pars.l1_pars.meas_ul.full.rxlev;
Harald Welte70767382018-02-21 12:16:40 +01001148
1149 f_est_dchan();
1150
1151 /* run for a number of seconds, send SACCH + FACCH from MS side and verify
1152 * RSL measurement reports on Abis side */
1153 timer T := 8.0;
1154 T.start;
1155 alt {
1156 [] as_l1_sacch();
1157 [] as_meas_res();
1158 [] as_l1_dcch();
1159 [] L1CTL.receive { repeat; }
1160 [g_Tmeas_exp.running] T.timeout {
1161 /* as_meas_res() would have done setverdict(fail) / self.stop in case
1162 * of any earlier errors, so if we reach this timeout, we're good */
1163 setverdict(pass);
1164 }
1165 [] T.timeout {
1166 setverdict(fail, "No MEAS RES received at all");
1167 }
1168 }
1169 f_rsl_chan_deact();
Harald Welte3dc20462018-03-10 23:03:38 +01001170 f_L1CTL_DM_REL_REQ(L1CTL, g_chan_nr);
Harald Welte70767382018-02-21 12:16:40 +01001171}
1172testcase TC_meas_res_sign_tchf() runs on test_CT {
1173 var ConnHdlr vc_conn;
1174 var ConnHdlrPars pars;
1175 f_init(testcasename());
1176 for (var integer tn := 1; tn <= 4; tn := tn+1) {
1177 pars := valueof(t_Pars(t_RslChanNr_Bm(tn), ts_RSL_ChanMode_SIGN));
1178 vc_conn := f_start_handler(refers(f_TC_meas_res_periodic), pars);
1179 vc_conn.done;
1180 }
Harald Welte294b0a22018-03-10 23:26:48 +01001181 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +01001182}
1183testcase TC_meas_res_sign_tchh() runs on test_CT {
1184 var ConnHdlr vc_conn;
1185 var ConnHdlrPars pars;
1186 f_init(testcasename());
1187 for (var integer ss := 0; ss <= 1; ss := ss+1) {
1188 pars := valueof(t_Pars(t_RslChanNr_Lm(5, ss), ts_RSL_ChanMode_SIGN));
1189 vc_conn := f_start_handler(refers(f_TC_meas_res_periodic), pars);
1190 vc_conn.done;
1191 }
Harald Welte294b0a22018-03-10 23:26:48 +01001192 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +01001193}
1194testcase TC_meas_res_sign_sdcch4() runs on test_CT {
1195 var ConnHdlr vc_conn;
1196 var ConnHdlrPars pars;
1197 f_init(testcasename());
1198 for (var integer ss := 0; ss <= 3; ss := ss+1) {
1199 pars := valueof(t_Pars(t_RslChanNr_SDCCH4(0, ss), ts_RSL_ChanMode_SIGN));
1200 vc_conn := f_start_handler(refers(f_TC_meas_res_periodic), pars);
1201 vc_conn.done;
1202 }
Harald Welte294b0a22018-03-10 23:26:48 +01001203 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +01001204}
1205testcase TC_meas_res_sign_sdcch8() runs on test_CT {
1206 var ConnHdlr vc_conn;
1207 var ConnHdlrPars pars;
1208 f_init(testcasename());
1209 for (var integer ss := 0; ss <= 7; ss := ss+1) {
1210 pars := valueof(t_Pars(t_RslChanNr_SDCCH8(6, ss), ts_RSL_ChanMode_SIGN));
1211 vc_conn := f_start_handler(refers(f_TC_meas_res_periodic), pars);
1212 vc_conn.done;
1213 }
Harald Welte294b0a22018-03-10 23:26:48 +01001214 f_shutdown();
Harald Welte70767382018-02-21 12:16:40 +01001215}
Harald Welte685d5982018-02-27 20:42:05 +01001216testcase TC_meas_res_sign_tchh_toa256() runs on test_CT {
1217 var ConnHdlr vc_conn;
1218 var ConnHdlrPars pars;
1219 f_init(testcasename());
1220 f_vty_config(BTSVTY, "bts 0", "supp-meas-info toa256");
1221 for (var integer ss := 0; ss <= 1; ss := ss+1) {
1222 pars := valueof(t_Pars(t_RslChanNr_Lm(5, ss), ts_RSL_ChanMode_SIGN));
1223 pars.l1_pars.toa256_enabled := true;
1224 vc_conn := f_start_handler(refers(f_TC_meas_res_periodic), pars);
1225 vc_conn.done;
1226 }
Harald Welte294b0a22018-03-10 23:26:48 +01001227 f_shutdown();
Harald Welte685d5982018-02-27 20:42:05 +01001228}
1229
Harald Welte70767382018-02-21 12:16:40 +01001230
1231/* Test if a channel without valid uplink bursts generates RSL CONN FAIL IND */
1232private function f_TC_conn_fail_crit(charstring id) runs on ConnHdlr {
Harald Welte68e495b2018-02-25 00:05:57 +01001233 f_l1_tune(L1CTL);
Harald Welte70767382018-02-21 12:16:40 +01001234 RSL.clear;
1235
1236 f_est_dchan();
1237 f_sleep(2.0);
Harald Weltef8df4cb2018-03-10 15:15:08 +01001238 L1CTL.send(ts_L1CTL_DM_REL_REQ(g_chan_nr));
Harald Welte70767382018-02-21 12:16:40 +01001239
1240 timer T := 40.0;
1241 T.start;
1242 alt {
1243 [] RSL.receive(tr_RSL_CONN_FAIL_IND(g_chan_nr, ?)) {
1244 setverdict(pass)
1245 }
1246 [] RSL.receive { repeat };
1247 [] T.timeout {
1248 setverdict(fail, "No CONN FAIL IND received");
1249 }
1250 }
1251 f_rsl_chan_deact();
1252}
1253testcase TC_conn_fail_crit() runs on test_CT {
1254 var ConnHdlr vc_conn;
1255 var ConnHdlrPars pars;
1256 f_init(testcasename());
1257 pars := valueof(t_Pars(t_RslChanNr_SDCCH8(6, 3), ts_RSL_ChanMode_SIGN));
1258 pars.t_guard := 60.0;
1259 vc_conn := f_start_handler(refers(f_TC_conn_fail_crit), pars);
1260 vc_conn.done;
1261}
1262
Harald Welte93640c62018-02-25 16:59:33 +01001263/***********************************************************************
1264 * Paging
1265 ***********************************************************************/
1266
Harald Welte68e495b2018-02-25 00:05:57 +01001267function tmsi_is_dummy(TMSIP_TMSI_V tmsi) return boolean {
1268 if (tmsi == 'FFFFFFFF'O) {
1269 return true;
1270 } else {
1271 return false;
1272 }
1273}
Harald Welte70767382018-02-21 12:16:40 +01001274
Harald Welte68e495b2018-02-25 00:05:57 +01001275altstep as_l1_count_paging(inout integer num_paging_rcv_msgs, inout integer num_paging_rcv_ids)
1276runs on test_CT {
1277 var L1ctlDlMessage dl;
Harald Weltef8df4cb2018-03-10 15:15:08 +01001278 [] L1CTL.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0), ?, c_DummyUI)) {
Harald Welte68e495b2018-02-25 00:05:57 +01001279 repeat;
1280 }
Harald Weltef8df4cb2018-03-10 15:15:08 +01001281 [] L1CTL.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0))) -> value dl {
Harald Welte68e495b2018-02-25 00:05:57 +01001282 var octetstring without_plen :=
1283 substr(dl.payload.data_ind.payload, 1, lengthof(dl.payload.data_ind.payload)-1);
1284 var PDU_ML3_NW_MS rr := dec_PDU_ML3_NW_MS(without_plen);
1285 if (match(rr, tr_PAGING_REQ1)) {
1286 num_paging_rcv_msgs := num_paging_rcv_msgs + 1;
1287 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1288 if (isvalue(rr.msgs.rrm.pagingReq_Type1.mobileIdentity2)) {
1289 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1290 }
1291 } else if (match(rr, tr_PAGING_REQ2)) {
1292 num_paging_rcv_msgs := num_paging_rcv_msgs + 1;
1293 if (not tmsi_is_dummy(rr.msgs.rrm.pagingReq_Type2.mobileIdentity1)) {
1294 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1295 }
1296 if (not tmsi_is_dummy(rr.msgs.rrm.pagingReq_Type2.mobileIdentity2)) {
1297 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1298 }
1299 if (isvalue(rr.msgs.rrm.pagingReq_Type2.mobileIdentity3)) {
1300 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1301 }
1302 } else if (match(rr, tr_PAGING_REQ3)) {
1303 num_paging_rcv_msgs := num_paging_rcv_msgs + 1;
1304 if (not tmsi_is_dummy(rr.msgs.rrm.pagingReq_Type3.mobileIdentity1)) {
1305 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1306 }
1307 if (not tmsi_is_dummy(rr.msgs.rrm.pagingReq_Type3.mobileIdentity2)) {
1308 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1309 }
1310 if (not tmsi_is_dummy(rr.msgs.rrm.pagingReq_Type3.mobileIdentity3)) {
1311 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1312 }
1313 if (not tmsi_is_dummy(rr.msgs.rrm.pagingReq_Type3.mobileIdentity4)) {
1314 num_paging_rcv_ids := num_paging_rcv_ids + 1;
1315 }
1316 }
1317 repeat;
1318 }
1319}
1320
1321type record PagingTestCfg {
1322 boolean combined_ccch,
1323 integer bs_ag_blks_res,
1324 float load_factor,
1325 boolean exp_load_ind,
1326 boolean exp_overload,
1327 boolean use_tmsi
1328}
1329
1330type record PagingTestState {
1331 integer num_paging_sent,
1332 integer num_paging_rcv_msgs,
1333 integer num_paging_rcv_ids,
1334 integer num_overload
1335}
1336
1337/* receive + ignore RSL RF RES IND */
1338altstep as_rsl_res_ind() runs on test_CT {
1339 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_RF_RES_IND)) {
1340 repeat;
1341 }
1342}
1343
1344/* Helper function for paging related testing */
1345private function f_TC_paging(PagingTestCfg cfg) runs on test_CT return PagingTestState {
1346 f_init(testcasename());
1347 f_init_l1ctl();
1348 f_l1_tune(L1CTL);
1349
1350 var PagingTestState st := {
1351 num_paging_sent := 0,
1352 num_paging_rcv_msgs := 0,
1353 num_paging_rcv_ids := 0,
1354 num_overload := 0
1355 };
1356
1357 var float max_pch_blocks_per_sec := f_pch_block_rate_est(cfg.combined_ccch, cfg.bs_ag_blks_res);
1358 var float max_pch_imsi_per_sec;
1359 if (cfg.use_tmsi) {
1360 max_pch_imsi_per_sec := max_pch_blocks_per_sec * 4.0; /* Type 3 */
1361 } else {
1362 max_pch_imsi_per_sec := max_pch_blocks_per_sec * 2.0; /* Type 1 */
1363 }
1364 var float pch_blocks_per_sec := max_pch_imsi_per_sec * cfg.load_factor;
1365 var float interval := 1.0 / pch_blocks_per_sec;
1366 log("pch_blocks_per_sec=", pch_blocks_per_sec, " interval=", interval);
1367
1368 for (var integer i := 0; i < float2int(20.0/interval); i := i+1) {
1369 /* build mobile Identity */
1370 var MobileL3_CommonIE_Types.MobileIdentityLV mi;
1371 if (cfg.use_tmsi) {
1372 mi := valueof(ts_MI_TMSI_LV(f_rnd_octstring(4)));
1373 } else {
1374 mi := valueof(ts_MI_IMSI_LV(f_gen_imsi(i)));
1375 }
1376 var octetstring mi_enc_lv := enc_MobileIdentityLV(mi);
1377 var octetstring mi_enc := substr(mi_enc_lv, 1, lengthof(mi_enc_lv)-1);
1378
1379 /* Send RSL PAGING COMMAND */
1380 RSL_CCHAN.send(ts_RSL_UD(ts_RSL_PAGING_CMD(mi_enc, i mod 4)));
1381 st.num_paging_sent := st.num_paging_sent + 1;
1382
1383 /* Wait for interval to next PAGING COMMAND */
1384 timer T_itv := interval;
1385 T_itv.start;
1386 alt {
1387 /* check for presence of CCCH LOAD IND (paging load) */
1388 [cfg.exp_overload] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_PAGING_LOAD_IND(0))) {
1389 st.num_overload := st.num_overload + 1;
1390 repeat;
1391 }
1392 [not cfg.exp_overload] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_PAGING_LOAD_IND(0))) {
1393 setverdict(fail, "Unexpected PCH Overload");
1394 }
1395 [cfg.exp_load_ind] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_PAGING_LOAD_IND)) {
1396 log("Rx LOAD_IND");
1397 /* FIXME: analyze/verify interval + contents */
1398 repeat;
1399 }
1400 /* check if paging requests arrive on Um side */
1401 [] as_l1_count_paging(st.num_paging_rcv_msgs, st.num_paging_rcv_ids);
1402 [] L1CTL.receive { repeat; }
1403 [] T_itv.timeout { }
1404 [] as_rsl_res_ind();
1405 }
1406 }
1407
1408 /* wait for max 18s for paging queue to drain (size: 200, ~ 13 per s -> 15s) */
1409 timer T_wait := 18.0;
1410 T_wait.start;
1411 alt {
1412 [] as_l1_count_paging(st.num_paging_rcv_msgs, st.num_paging_rcv_ids);
1413 [] L1CTL.receive { repeat; }
1414 /* 65535 == empty paging queue, we can terminate*/
1415 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_PAGING_LOAD_IND(65535))) { }
1416 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_PAGING_LOAD_IND)) { repeat; }
1417 [] T_wait.timeout {
1418 setverdict(fail, "Waiting for empty paging queue");
1419 }
1420 [] as_rsl_res_ind();
1421 }
1422
Harald Welte294b0a22018-03-10 23:26:48 +01001423 f_shutdown();
1424
Harald Welte68e495b2018-02-25 00:05:57 +01001425 log("num_paging_sent=", st.num_paging_sent, " rcvd_msgs=", st.num_paging_rcv_msgs,
1426 " rcvd_ids=", st.num_paging_rcv_ids);
1427 return st;
1428}
1429
1430/* Create ~ 80% paging load (IMSI only) sustained for about 20s, verifying that
1431 * - the number of Mobile Identities on Um PCH match the number of pages on RSL
1432 * - that CCCH LOAD IND (PCH) are being generated
1433 * - that CCCH LOAD IND (PCH) [no load] is received after paging flood is over */
1434testcase TC_paging_imsi_80percent() runs on test_CT {
1435 var PagingTestCfg cfg := {
1436 combined_ccch := true,
1437 bs_ag_blks_res := 1,
1438 load_factor := 0.8,
1439 exp_load_ind := true,
1440 exp_overload := false,
1441 use_tmsi := false
1442 };
1443 var PagingTestState st := f_TC_paging(cfg);
1444 if (st.num_paging_sent != st.num_paging_rcv_ids) {
1445 setverdict(fail, "Expected ", st.num_paging_sent, " pagings but have ",
1446 st.num_paging_rcv_ids);
1447 } else {
1448 setverdict(pass);
1449 }
1450}
1451
1452/* Create ~ 80% paging load (TMSI only) sustained for about 20s, verifying that
1453 * - the number of Mobile Identities on Um PCH match the number of pages on RSL
1454 * - that CCCH LOAD IND (PCH) are being generated
1455 * - that CCCH LOAD IND (PCH) [no load] is received after paging flood is over */
1456testcase TC_paging_tmsi_80percent() runs on test_CT {
1457 var PagingTestCfg cfg := {
1458 combined_ccch := true,
1459 bs_ag_blks_res := 1,
1460 load_factor := 0.8,
1461 exp_load_ind := true,
1462 exp_overload := false,
1463 use_tmsi := true
1464 };
1465 var PagingTestState st := f_TC_paging(cfg);
1466 if (st.num_paging_sent != st.num_paging_rcv_ids) {
1467 setverdict(fail, "Expected ", st.num_paging_sent, " pagings but have ",
1468 st.num_paging_rcv_ids);
1469 } else {
1470 setverdict(pass);
1471 }
1472}
1473
1474/* Create ~ 200% paging load (IMSI only) sustained for about 20s, verifying that
1475 * - the number of Mobile Identities on Um PCH are ~ 82% of the number of pages on RSL
1476 * - that CCCH LOAD IND (PCH) are being generated and reach 0 at some point
1477 * - that CCCH LOAD IND (PCH) [no load] is received after paging flood is over */
1478testcase TC_paging_imsi_200percent() runs on test_CT {
1479 var PagingTestCfg cfg := {
1480 combined_ccch := true,
1481 bs_ag_blks_res := 1,
1482 load_factor := 2.0,
1483 exp_load_ind := true,
1484 exp_overload := true,
1485 use_tmsi := false
1486 };
1487 var PagingTestState st := f_TC_paging(cfg);
1488 /* We expect about 80-85% to pass, given that we can fill the paging buffer of 200
1489 * slots and will fully drain that buffer before returning */
1490 var template integer tpl := (st.num_paging_sent*80/100 .. st.num_paging_sent *85/100);
1491 if (not match(st.num_paging_rcv_ids, tpl)) {
1492 setverdict(fail, "Expected ", tpl, " pagings but have ", st.num_paging_rcv_ids);
1493 } else {
1494 setverdict(pass);
1495 }
1496}
1497
1498/* Create ~ 200% paging load (TMSI only) sustained for about 20s, verifying that
1499 * - the number of Mobile Identities on Um PCH are ~ 82% of the number of pages on RSL
1500 * - that CCCH LOAD IND (PCH) are being generated and reach 0 at some point
1501 * - that CCCH LOAD IND (PCH) [no load] is received after paging flood is over */
1502testcase TC_paging_tmsi_200percent() runs on test_CT {
1503 var PagingTestCfg cfg := {
1504 combined_ccch := true,
1505 bs_ag_blks_res := 1,
1506 load_factor := 2.0,
1507 exp_load_ind := true,
1508 exp_overload := true,
1509 use_tmsi := true
1510 };
1511 var PagingTestState st := f_TC_paging(cfg);
1512 /* We expect about 70% to pass, given that we can fill the paging buffer of 200
1513 * slots and will fully drain that buffer before returning */
1514 var template integer tpl := (st.num_paging_sent*68/100 .. st.num_paging_sent *72/100);
1515 if (not match(st.num_paging_rcv_ids, tpl)) {
1516 setverdict(fail, "Expected ", tpl, " pagings but have ", st.num_paging_rcv_ids);
1517 } else {
1518 setverdict(pass);
1519 }
1520}
1521
1522
Harald Welte93640c62018-02-25 16:59:33 +01001523/***********************************************************************
1524 * Immediate Assignment / AGCH
1525 ***********************************************************************/
1526
Harald Welte68e495b2018-02-25 00:05:57 +01001527testcase TC_imm_ass() runs on test_CT {
1528 f_init(testcasename());
1529 for (var integer i := 0; i < 1000; i := i+1) {
1530 var octetstring ia_enc := f_rnd_octstring(8);
1531 RSL_CCHAN.send(ts_RSL_UD(ts_RSL_IMM_ASSIGN(ia_enc, 0)));
1532 f_sleep(0.02);
1533 }
1534 /* FIXME: check if imm.ass arrive on Um side */
1535 /* FIXME: check for DELETE INDICATION */
1536 f_sleep(100.0);
Harald Welte294b0a22018-03-10 23:26:48 +01001537 f_shutdown();
Harald Welte68e495b2018-02-25 00:05:57 +01001538}
1539
Harald Welte48494ca2018-02-25 16:59:50 +01001540/***********************************************************************
1541 * BCCH
1542 ***********************************************************************/
1543
1544/* tuple of Frame Number + decoded SI */
1545type record SystemInformationFn {
1546 GsmFrameNumber frame_number,
1547 SystemInformation si
1548}
1549
1550/* an arbitrary-length vector of decoded SI + gsmtap header */
1551type record of SystemInformationFn SystemInformationVector;
1552
1553/* an array of SI-vectors indexed by TC value */
1554type SystemInformationVector SystemInformationVectorPerTc[8];
1555
1556/* determine if a given SI vector contains given SI type at least once */
1557function f_si_vecslot_contains(SystemInformationVector arr, RrMessageType key, boolean bcch_ext := false) return boolean {
1558 for (var integer i:= 0; i< sizeof(arr); i := i + 1) {
1559 var integer fn_mod51 := arr[i].frame_number mod 51;
1560 if (not bcch_ext and fn_mod51 == 2 or
1561 bcch_ext and fn_mod51 == 6) {
1562 if (arr[i].si.header.message_type == key) {
1563 return true;
1564 }
1565 }
1566 }
1567 return false;
1568}
1569
1570/* ensure a given TC slot of the SI vector contains given SI type at least once at TC */
1571function f_ensure_si_vec_contains(SystemInformationVectorPerTc arr, integer tc, RrMessageType key, boolean ext_bcch := false) {
1572 if (not f_si_vecslot_contains(arr[tc], key, ext_bcch)) {
1573 setverdict(fail, "No ", key, " in TC=", tc, "!");
1574 }
1575}
1576
1577/* check if a given SI vector contains given SI type at least once on any TC */
1578function f_si_vec_contains(SystemInformationVectorPerTc arr, RrMessageType key) return boolean {
1579 for (var integer tc:= 0; tc < sizeof(arr); tc := tc + 1) {
1580 if (f_si_vecslot_contains(arr[tc], key) or
1581 f_si_vecslot_contains(arr[tc], key, true)) {
1582 return true;
1583 }
1584 }
1585 return false;
1586}
1587
1588/* determine if a given SI vector contains given SI type at least N of M times */
1589function f_si_vecslot_contains_n_of_m(SystemInformationVector arr, RrMessageType key, boolean bcch_ext := false, integer n := 1, integer m := 4) return boolean {
1590 var integer count := 0;
1591 if (sizeof(arr) < m) {
1592 setverdict(fail, "Error: Insufficient SI in array");
1593 self.stop;
1594 }
1595 for (var integer i:= 0; i < m; i := i + 1) {
1596 var integer fn_mod51 := arr[i].frame_number mod 51;
1597 if (not bcch_ext and fn_mod51 == 2 or
1598 bcch_ext and fn_mod51 == 6) {
1599 if (arr[i].si.header.message_type == key) {
1600 count := count + 1;
1601 }
1602 }
1603 }
1604 if (count >= n) {
1605 return true;
1606 } else {
1607 return false;
1608 }
1609}
1610
1611/* ensure a given TC slot of the SI vector contains given SI type at least N out of M times at TC */
1612function f_ensure_si_vec_contains_n_of_m(SystemInformationVectorPerTc arr, integer tc, RrMessageType key, boolean ext_bcch := false, integer n, integer m) {
1613 if (not f_si_vecslot_contains_n_of_m(arr[tc], key, ext_bcch, n, m)) {
1614 setverdict(fail, "Not ", n, "/", m, " of ", key, " in TC=", tc, "!");
1615 }
1616}
1617
1618/* determine if a given SI vector contains given SI type at least once */
1619function f_si_vecslot_contains_only(SystemInformationVector arr, RrMessageType key, boolean bcch_ext := false) return boolean {
1620 for (var integer i:= 0; i< sizeof(arr); i := i + 1) {
1621 var integer fn_mod51 := arr[i].frame_number mod 51;
1622 if (not bcch_ext and fn_mod51 == 2 or
1623 bcch_ext and fn_mod51 == 6) {
1624 if (arr[i].si.header.message_type != key) {
1625 return false;
1626 }
1627 }
1628 }
1629 return true;
1630}
1631
1632/* ensure a given TC slot of the SI vector contains only given SI type */
1633function f_ensure_si_vec_contains_only(SystemInformationVectorPerTc arr, integer tc, RrMessageType key, boolean ext_bcch := false) {
1634 if (not f_si_vecslot_contains_only(arr[tc], key, ext_bcch)) {
1635 setverdict(fail, "Not all ", key, " in TC=", tc, "!");
1636 }
1637}
1638
1639/* SI configuration of cell, against which we validate actual SI messages */
1640type set SystemInformationConfig {
1641 boolean bcch_extended,
1642 boolean si1_present,
1643 boolean si2bis_present,
1644 boolean si2ter_present,
1645 boolean si2quater_present,
1646 boolean si7_present,
1647 boolean si8_present,
1648 boolean si9_present,
1649 boolean si13_present,
1650 boolean si13alt_present,
1651 boolean si15_present,
1652 boolean si16_present,
1653 boolean si17_present,
1654 boolean si2n_present,
1655 boolean si21_present,
1656 boolean si22_present
1657}
1658
1659/* validate the SI scheduling according to TS 45.002 version 14.1.0 Release 14, Section 6.3.1.3 */
1660function f_validate_si_scheduling(SystemInformationConfig cfg, SystemInformationVectorPerTc si_per_tc) {
1661 var integer i;
1662 for (i := 0; i < sizeof(si_per_tc); i := i + 1) {
1663 if (sizeof(si_per_tc[i]) == 0) {
Harald Welte544565a2018-03-02 10:34:08 +01001664 setverdict(fail, "No SI messages for TC=", i);
Harald Welte48494ca2018-02-25 16:59:50 +01001665 }
1666 }
1667 if (cfg.si1_present) {
1668 /* ii) System Information Type 1 needs to be sent if frequency hopping is in use or
1669 * when the NCH is present in a cell. If the MS finds another message on BCCH Norm
1670 * when TC = 0, it can assume that System Information Type 1 is not in use. */
1671 f_ensure_si_vec_contains(si_per_tc, 0, SYSTEM_INFORMATION_TYPE_1);
1672 /* make sure *ALL* contain SI1 */
1673 f_ensure_si_vec_contains_only(si_per_tc, 0, SYSTEM_INFORMATION_TYPE_1);
1674 }
1675 f_ensure_si_vec_contains(si_per_tc, 1, SYSTEM_INFORMATION_TYPE_2);
1676 /* iii) A SI 2 message will be sent at least every time TC = 1 */
1677 f_ensure_si_vec_contains(si_per_tc, 2, SYSTEM_INFORMATION_TYPE_3);
1678 f_ensure_si_vec_contains(si_per_tc, 6, SYSTEM_INFORMATION_TYPE_3);
1679 f_ensure_si_vec_contains(si_per_tc, 3, SYSTEM_INFORMATION_TYPE_4);
1680 f_ensure_si_vec_contains(si_per_tc, 7, SYSTEM_INFORMATION_TYPE_4);
1681
1682 /* iii) System information type 2 bis or 2 ter messages are sent if needed, as determined by the
1683 * system operator. If only one of them is needed, it is sent when TC = 5. If both are
1684 * needed, 2bis is sent when TC = 5 and 2ter is sent at least once within any of 4
1685 * consecutive occurrences of TC = 4. */
1686 if (cfg.si2bis_present and not cfg.si2ter_present) {
1687 f_ensure_si_vec_contains(si_per_tc, 5, SYSTEM_INFORMATION_TYPE_2bis);
1688 } else if (cfg.si2ter_present and not cfg.si2bis_present) {
1689 f_ensure_si_vec_contains(si_per_tc, 5, SYSTEM_INFORMATION_TYPE_2ter);
1690 } else if (cfg.si2ter_present and cfg.si2bis_present) {
1691 f_ensure_si_vec_contains(si_per_tc, 5, SYSTEM_INFORMATION_TYPE_2bis);
1692 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_2ter, false, 1, 4);
1693 }
1694
1695 if (cfg.si7_present or cfg.si8_present) {
1696 /* vi) Use of System Information type 7 and 8 is not always necessary. It is necessary
1697 * if System Information type 4 does not contain all information needed for cell
1698 * selection and reselection. */
1699 if (not cfg.bcch_extended) {
1700 testcase.stop("Error: SI7/SI8 require BCCH Extd.");
1701 }
1702 if (cfg.si7_present) {
1703 f_ensure_si_vec_contains(si_per_tc, 7, SYSTEM_INFORMATION_TYPE_7, true);
1704 }
1705 if (cfg.si8_present) {
1706 f_ensure_si_vec_contains(si_per_tc, 3, SYSTEM_INFORMATION_TYPE_8, true);
1707 }
1708 }
1709
1710 if (cfg.si2quater_present) {
1711 /* iii) System information type 2 quater is sent if needed, as determined by the system
1712 * operator. If sent on BCCH Norm, it shall be sent when TC = 5 if neither of 2bis
1713 * and 2ter are used, otherwise it shall be sent at least once within any of 4
1714 * consecutive occurrences of TC = 4. If sent on BCCH Ext, it is sent at least once
1715 * within any of 4 consecutive occurrences of TC = 5. */
1716 if (not (cfg.bcch_extended)) {
1717 if (not (cfg.si2bis_present or cfg.si2ter_present)) {
1718 f_ensure_si_vec_contains(si_per_tc, 5, SYSTEM_INFORMATION_TYPE_2quater);
1719 } else {
1720 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_2quater, false, 1, 4);
1721 }
1722 } else {
1723 f_ensure_si_vec_contains_n_of_m(si_per_tc, 5, SYSTEM_INFORMATION_TYPE_2quater, true, 1, 4);
1724 }
1725 }
1726 if (cfg.si9_present) {
1727 /* vi) System Information type 9 is sent in those blocks with TC = 4 which are specified
1728 * in system information type 3 as defined in 3GPP TS 44.018. */
1729 f_ensure_si_vec_contains(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_9); // FIXME SI3
1730 }
1731 if (cfg.si13_present) {
1732 /* vii) System Information type 13 is only related to the GPRS service. System Information
1733 * Type 13 need only be sent if GPRS support is indicated in one or more of System
1734 * Information Type 3 or 4 or 7 or 8 messages. These messages also indicate if the
1735 * message is sent on the BCCH Norm or if the message is transmitted on the BCCH Ext.
1736 * In the case that the message is sent on the BCCH Norm, it is sent at least once
1737 * within any of 4 consecutive occurrences of TC=4. */
1738 if (not cfg.bcch_extended) {
1739 log("not-bccch-extended");
1740 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_13, false, 1, 4);
1741 } else {
1742 log("bccch-extended");
1743 f_ensure_si_vec_contains(si_per_tc, 0, SYSTEM_INFORMATION_TYPE_13, true);
1744 }
1745 if (f_si_vec_contains(si_per_tc, SYSTEM_INFORMATION_TYPE_13alt)) {
1746 setverdict(fail, "Cannot have SI13alt and SI13");
1747 }
1748 }
1749 if (cfg.si16_present or cfg.si17_present) {
1750 /* viii) System Information type 16 and 17 are only related to the SoLSA service. They
1751 * should not be sent in a cell where network sharing is used (see rule xv). */
1752 if (cfg.si22_present) {
1753 testcase.stop("Error: Cannot have SI16/SI17 and SI22!");
1754 }
1755 if (f_si_vec_contains(si_per_tc, SYSTEM_INFORMATION_TYPE_22)) {
1756 setverdict(fail, "Cannot have SI16/SI17 and SI22!");
1757 }
1758 if (not cfg.bcch_extended) {
1759 testcase.stop("Error: SI16/SI17 requires BCCH Extd!");
1760 }
1761 if (cfg.si16_present) {
1762 f_ensure_si_vec_contains(si_per_tc, 6, SYSTEM_INFORMATION_TYPE_16, true);
1763 }
1764 if (cfg.si17_present) {
1765 f_ensure_si_vec_contains(si_per_tc, 2, SYSTEM_INFORMATION_TYPE_17, true);
1766 }
1767 }
1768
1769 /* ix) System Information type 18 and 20 are sent in order to transmit non-GSM
1770 * broadcast information. The frequency with which they are sent is determined by the
1771 * system operator. System Information type 9 identifies the scheduling of System
1772 * Information type 18 and 20 messages. */
1773
1774 /* x) System Information Type 19 is sent if COMPACT neighbours exist. If System
1775 * Information Type 19 is present, then its scheduling shall be indicated in System
1776 * Information Type 9. */
1777
1778 if (cfg.si15_present) {
1779 /* xi) System Information Type 15 is broadcast if dynamic ARFCN mapping is used in the
1780 * PLMN. If sent on BCCH Norm, it is sent at least once within any of 4 consecutive
1781 * occurrences of TC = 4. If sent on BCCH Ext, it is sent at least once within any of
1782 * 4 consecutive occurrences of TC = 1. */
1783 if (not cfg.bcch_extended) {
1784 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_15, false, 1, 4);
1785 } else {
1786 f_ensure_si_vec_contains_n_of_m(si_per_tc, 1, SYSTEM_INFORMATION_TYPE_15, true, 1, 4);
1787 }
1788 }
1789 if (cfg.si13alt_present) {
1790 /* xii) System Information type 13 alt is only related to the GERAN Iu mode. System
1791 * Information Type 13 alt need only be sent if GERAN Iu mode support is indicated in
1792 * one or more of System Information Type 3 or 4 or 7 or 8 messages and SI 13 is not
1793 * broadcast. These messages also indicate if the message is sent on the BCCH Norm or
1794 * if the message is transmitted on the BCCH Ext. In the case that the message is sent
1795 * on the BCCH Norm, it is sent at least once within any of 4 consecutive occurrences
1796 * of TC = 4. */
1797 if (cfg.si13_present) {
1798 testcase.stop("Error: Cannot have SI13alt and SI13");
1799 }
1800 if (f_si_vec_contains(si_per_tc, SYSTEM_INFORMATION_TYPE_13)) {
1801 setverdict(fail, "Cannot have SI13alt and SI13");
1802 }
1803 if (not cfg.bcch_extended) {
1804 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_13alt, false, 1, 4);
1805 } else {
1806 f_ensure_si_vec_contains(si_per_tc, 0, SYSTEM_INFORMATION_TYPE_13alt, true);
1807 }
1808 }
1809 if (cfg.si2n_present) {
1810 /* xiii) System Information Type 2n is optionally sent on BCCH Norm or BCCH Ext if needed,
1811 * as determined by the system operator. In the case that the message is sent on the
1812 * BCCH Norm, it is sent at least once within any of 4 consecutive occurrences of TC =
1813 * 4. If the message is sent on BCCH Ext, it is sent at least once within any of 2
1814 * consecutive occurrences of TC = 4. */
1815 if (not cfg.bcch_extended) {
1816 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_2n, false, 1, 4);
1817 } else {
1818 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_2n, true, 2, 4);
1819 }
1820 }
1821 if (cfg.si21_present) {
1822 /* xiv) System Information Type 21 is optionally sent on BCCH Norm or BCCH Ext, as
1823 * determined by the system operator. If Extended Access Barring is in use in the cell
1824 * then this message is sent at least once within any of 4 consecutive occurrences of
1825 * TC = 4 regardless if it is sent on BCCH Norm or BCCH Ext. If BCCH Ext is used in a
1826 * cell then this message shall only be sent on BCCH Ext. */
1827 if (not cfg.bcch_extended) {
1828 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_21, false, 1, 4);
1829 } else {
1830 f_ensure_si_vec_contains_n_of_m(si_per_tc, 4, SYSTEM_INFORMATION_TYPE_21, true, 1, 4);
1831 if (f_si_vecslot_contains(si_per_tc[4], SYSTEM_INFORMATION_TYPE_21)) {
1832 setverdict(fail, "Cannot have SI21 on BCCH Norm if BCCH Extd enabled!");
1833 }
1834 }
1835 }
1836 if (cfg.si22_present) {
1837 /* xv) System Information Type 22 is sent if network sharing is in use in the cell. It
1838 * should not be sent in a cell where SoLSA is used (see rule viii). System
1839 * Information Type 22 instances shall be sent on BCCH Ext within any occurrence of TC
1840 * =2 and TC=6. */
1841 if (cfg.si16_present or cfg.si17_present) {
1842 testcase.stop("Error: Cannot have SI16/SI17 and SI22!");
1843 }
1844 if (f_si_vec_contains(si_per_tc, SYSTEM_INFORMATION_TYPE_16) or
1845 f_si_vec_contains(si_per_tc, SYSTEM_INFORMATION_TYPE_17)) {
1846 setverdict(fail, "Cannot have SI16/SI17 and SI22!");
1847 }
1848 if (not cfg.bcch_extended) {
1849 testcase.stop("Error: SI22 requires BCCH Extd!");
1850 } else {
1851 f_ensure_si_vec_contains_only(si_per_tc, 2, SYSTEM_INFORMATION_TYPE_22, true);
1852 f_ensure_si_vec_contains_only(si_per_tc, 6, SYSTEM_INFORMATION_TYPE_22, true);
1853 }
1854 }
1855}
1856
1857/* sample Systme Information for specified duration via L1CTL */
1858function f_l1_sample_si(L1CTL_PT pt, float duration := 8.0) return SystemInformationVectorPerTc {
1859 timer T := duration;
1860 var SystemInformationVectorPerTc si_per_tc;
1861 var L1ctlDlMessage l1_dl;
1862
1863 /* initialize all per-TC vectors empty */
1864 for (var integer i:= 0; i < sizeof(si_per_tc); i := i+1) {
1865 si_per_tc[i] := {};
1866 }
1867
1868 /* flush all previous L1 queued msgs */
1869 pt.clear;
1870
1871 T.start;
1872 alt {
Harald Weltef8df4cb2018-03-10 15:15:08 +01001873 [] pt.receive(tr_L1CTL_DATA_IND(t_RslChanNr_BCCH(0), ?)) -> value l1_dl {
Harald Welte48494ca2018-02-25 16:59:50 +01001874 /* somehow dec_SystemInformation will try to decode even non-RR as SI */
1875 if (not (l1_dl.payload.data_ind.payload[1] == '06'O)) {
1876 log("Ignoring non-RR SI ", l1_dl);
1877 repeat;
1878 }
1879 var SystemInformationFn sig := {
1880 frame_number := l1_dl.dl_info.frame_nr,
1881 si := dec_SystemInformation(l1_dl.payload.data_ind.payload)
1882 }
1883 var integer tc := f_gsm_compute_tc(sig.frame_number);
1884 log("SI received at TC=", tc, ": ", sig.si);
1885 /* append to the per-TC bucket */
1886 si_per_tc[tc] := si_per_tc[tc] & { sig };
1887 repeat;
1888 }
1889 [] pt.receive { repeat; }
1890 [] T.timeout { }
1891 }
1892
1893 for (var integer i:= 0; i < sizeof(si_per_tc); i := i+1) {
1894 log(testcasename(), ": TC=", i, " has #of SI=", sizeof(si_per_tc[i]));
1895 }
1896 log("si_per_tc=", si_per_tc);
1897 return si_per_tc;
1898}
1899
1900/* helper function: Set given SI via RSL + validate scheduling.
1901 * CALLER MUST MAKE SURE TO CHANGE GLOBAL si_cfg! */
1902function f_TC_si_sched() runs on test_CT {
1903 var SystemInformationVectorPerTc si_per_tc;
1904 f_init_l1ctl();
1905 f_l1_tune(L1CTL);
1906
1907 /* Sample + Validate Scheduling */
1908 si_per_tc := f_l1_sample_si(L1CTL);
1909 f_validate_si_scheduling(si_cfg, si_per_tc);
1910
1911 setverdict(pass);
1912}
1913
1914testcase TC_si_sched_default() runs on test_CT {
1915 f_init();
Harald Welte0cae4552018-03-09 22:20:26 +01001916 /* 2+3+4 are mandatory and set in f_init() */
1917 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001918 f_shutdown();
Harald Welte0cae4552018-03-09 22:20:26 +01001919}
1920
1921testcase TC_si_sched_1() runs on test_CT {
1922 f_init();
1923 si_cfg.si1_present := true;
1924 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_1, '5506198fb38000000000000000000000000000e504002b'O);
Harald Welte48494ca2018-02-25 16:59:50 +01001925 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001926 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001927}
1928
1929testcase TC_si_sched_2bis() runs on test_CT {
1930 f_init();
1931 si_cfg.si2bis_present := true;
1932 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2bis, '550602bfe809b3ff00000000000000000000007900002b'O);
1933 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001934 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001935}
1936
1937testcase TC_si_sched_2ter() runs on test_CT {
1938 f_init();
1939 si_cfg.si2ter_present := true;
1940 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2ter, '010603bf66b0aa0a00000002000000000000002b2b2b2b'O);
1941 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001942 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001943}
1944
1945testcase TC_si_sched_2ter_2bis() runs on test_CT {
1946 f_init();
1947 si_cfg.si2bis_present := true;
1948 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2bis, '550602bfe809b3ff00000000000000000000007900002b'O);
1949 si_cfg.si2ter_present := true;
1950 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2ter, '010603bf66b0aa0a00000002000000000000002b2b2b2b'O);
1951 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001952 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001953}
1954
1955testcase TC_si_sched_2quater() runs on test_CT {
1956 f_init();
1957 si_cfg.si2quater_present := true;
1958 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2quater, '050607a8a0364aa698d72ff424feee0506d5e7fff02043'O);
1959 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001960 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001961}
1962
1963testcase TC_si_sched_13() runs on test_CT {
1964 f_init();
1965 si_cfg.si13_present := true;
1966 //f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_13, fixme);
1967 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001968 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001969}
1970
1971testcase TC_si_sched_13_2bis_2ter_2quater() runs on test_CT {
1972 f_init();
1973 si_cfg.si2bis_present := true;
1974 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2bis, '550602bfe809b3ff00000000000000000000007900002b'O);
1975 si_cfg.si2ter_present := true;
1976 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2ter, '010603bf66b0aa0a00000002000000000000002b2b2b2b'O);
1977 si_cfg.si2quater_present := true;
1978 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_2quater, '050607a8a0364aa698d72ff424feee0506d5e7fff02043'O);
1979 si_cfg.si13_present := true;
1980 //f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_13, fixme);
1981 f_TC_si_sched();
Harald Welte294b0a22018-03-10 23:26:48 +01001982 f_shutdown();
Harald Welte48494ca2018-02-25 16:59:50 +01001983}
1984
1985
Harald Welte68e495b2018-02-25 00:05:57 +01001986testcase TC_bcch_info() runs on test_CT {
1987 f_init(testcasename());
1988 /* FIXME: enable / disable individual BCCH info */
1989 //ts_RSL_BCCH_INFO(si_type, info);
1990 /* expect no ERROR REPORT after either of them *
1991 /* negative test: ensure ERROR REPORT on unsupported types */
Harald Welte294b0a22018-03-10 23:26:48 +01001992 f_shutdown();
Harald Welte68e495b2018-02-25 00:05:57 +01001993}
1994
Harald Welte93640c62018-02-25 16:59:33 +01001995/***********************************************************************
1996 * Low-Level Protocol Errors / ERROR REPORT
1997 ***********************************************************************/
1998
Harald Welte01d982c2018-02-25 01:31:40 +01001999private function f_exp_err_rep(template RSL_Cause cause) runs on test_CT {
2000 timer T := 5.0;
2001 T.start;
2002 alt {
2003 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_ERROR_REPORT(cause))) {
2004 setverdict(pass);
2005 }
2006 [] RSL_CCHAN.receive(tr_RSL_UD(tr_RSL_ERROR_REPORT(?))) {
2007 setverdict(fail, "Wrong cause in RSL ERR REP");
2008 }
2009 [] RSL_CCHAN.receive {
2010 repeat;
2011 }
2012 [] T.timeout {
2013 setverdict(fail, "Timeout waiting for RSL ERR REP");
2014 }
2015 }
2016}
2017
2018/* Provoke a protocol error (message too short) and match on ERROR REPORT */
2019testcase TC_rsl_protocol_error() runs on test_CT {
2020 f_init(testcasename());
2021 var RSL_Message rsl := valueof(ts_RSL_BCCH_INFO(RSL_SYSTEM_INFO_1, ''O));
2022 rsl.ies := omit;
2023 RSL_CCHAN.send(ts_RSL_UD(rsl));
2024
2025 f_exp_err_rep(RSL_ERR_PROTO);
2026}
2027
2028/* Provoke a mandatory IE error and match on ERROR REPORT */
2029testcase TC_rsl_mand_ie_error() runs on test_CT {
2030 f_init(testcasename());
2031
2032 var RSL_Message rsl := valueof(ts_RSL_BCCH_INFO(RSL_SYSTEM_INFO_1, ''O));
2033 rsl.ies := { rsl.ies[0] };
2034 RSL_CCHAN.send(ts_RSL_UD(rsl));
2035
2036 f_exp_err_rep(RSL_ERR_MAND_IE_ERROR);
2037}
2038
2039/* Provoke an IE content error and match on ERROR REPORT */
2040testcase TC_rsl_ie_content_error() runs on test_CT {
2041 f_init(testcasename());
2042 var RSL_Message rsl := valueof(ts_RSL_BCCH_INFO(RSL_SYSTEM_INFO_1, ''O));
2043 rsl.ies[1].body.sysinfo_type := RSL_SYSTEM_INFO_5;
2044 RSL_CCHAN.send(ts_RSL_UD(rsl));
2045
2046 f_exp_err_rep(RSL_ERR_IE_CONTENT);
2047}
2048
Harald Welte93640c62018-02-25 16:59:33 +01002049/***********************************************************************
2050 * IPA CRCX/MDCX/DLCS media stream handling
2051 ***********************************************************************/
2052
Harald Weltea871a382018-02-25 02:03:14 +01002053/* Send IPA DLCX to inactive lchan */
2054function f_TC_ipa_dlcx_not_active(charstring id) runs on ConnHdlr {
Harald Welte1eba3742018-02-25 12:48:14 +01002055 f_rsl_transceive(ts_RSL_IPA_DLCX(g_chan_nr, 0), tr_RSL_IPA_DLCX_ACK(g_chan_nr, ?, ?),
2056 "IPA DLCX ACK");
Harald Weltea871a382018-02-25 02:03:14 +01002057}
2058testcase TC_ipa_dlcx_not_active() runs on test_CT {
2059 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
2060 f_init(testcasename());
2061 var ConnHdlr vc_conn := f_start_handler(refers(f_TC_ipa_dlcx_not_active), pars);
2062 vc_conn.done;
2063}
Harald Welte68e495b2018-02-25 00:05:57 +01002064
Harald Weltea3f1df92018-02-25 12:49:55 +01002065/* Send IPA CRCX twice to inactive lchan */
2066function f_TC_ipa_crcx_twice_not_active(charstring id) runs on ConnHdlr {
2067 f_rsl_transceive(ts_RSL_IPA_CRCX(g_chan_nr), tr_RSL_IPA_CRCX_ACK(g_chan_nr, ?, ?, ?),
2068 "IPA CRCX ACK");
2069 f_rsl_transceive(ts_RSL_IPA_CRCX(g_chan_nr), tr_RSL_IPA_CRCX_NACK(g_chan_nr, RSL_ERR_RES_UNAVAIL),
2070 "IPA CRCX NACK");
2071}
2072testcase TC_ipa_crcx_twice_not_active() runs on test_CT {
2073 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
2074 f_init(testcasename());
2075 var ConnHdlr vc_conn := f_start_handler(refers(f_TC_ipa_crcx_twice_not_active), pars);
2076 vc_conn.done;
2077}
2078
2079/* Regular sequence of CRCX/MDCX/DLCX */
2080function f_TC_ipa_crcx_mdcx_dlcx_not_active(charstring id) runs on ConnHdlr {
2081 f_rsl_transceive(ts_RSL_IPA_CRCX(g_chan_nr), tr_RSL_IPA_CRCX_ACK(g_chan_nr, ?, ?, ?),
2082 "IPA CRCX ACK");
2083 var uint32_t remote_ip := f_rnd_int(c_UINT32_MAX);
2084 var uint16_t remote_port := f_rnd_int(c_UINT16_MAX);
2085 var uint7_t rtp_pt2 := f_rnd_int(127);
2086 var uint16_t fake_conn_id := 23; /* we're too lazy to read it out from the CRCX ACK above */
2087 f_rsl_transceive(ts_RSL_IPA_MDCX(g_chan_nr, fake_conn_id, remote_ip, remote_port, rtp_pt2),
2088 tr_RSL_IPA_MDCX_ACK(g_chan_nr, ?, ?, ?, rtp_pt2),
2089 "IPA MDCX ACK");
2090 f_rsl_transceive(ts_RSL_IPA_DLCX(g_chan_nr, fake_conn_id), tr_RSL_IPA_DLCX_ACK(g_chan_nr, ?, ?),
2091 "IPA DLCX ACK");
2092}
2093testcase TC_ipa_crcx_mdcx_dlcx_not_active() runs on test_CT {
2094 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
2095 f_init(testcasename());
2096 var ConnHdlr vc_conn := f_start_handler(refers(f_TC_ipa_crcx_mdcx_dlcx_not_active), pars);
2097 vc_conn.done;
2098}
2099
Harald Welte3ae11da2018-02-25 13:36:06 +01002100/* Sequence of CRCX, 2x MDCX, DLCX */
2101function f_TC_ipa_crcx_mdcx_mdcx_dlcx_not_active(charstring id) runs on ConnHdlr {
2102 f_rsl_transceive(ts_RSL_IPA_CRCX(g_chan_nr), tr_RSL_IPA_CRCX_ACK(g_chan_nr, ?, ?, ?),
2103 "IPA CRCX ACK");
2104 var uint32_t remote_ip := f_rnd_int(c_UINT32_MAX);
2105 var uint16_t remote_port := f_rnd_int(c_UINT16_MAX);
2106 var uint7_t rtp_pt2 := f_rnd_int(127);
2107 var uint16_t fake_conn_id := 23; /* we're too lazy to read it out from the CRCX ACK above */
2108 f_rsl_transceive(ts_RSL_IPA_MDCX(g_chan_nr, fake_conn_id, remote_ip, remote_port, rtp_pt2),
2109 tr_RSL_IPA_MDCX_ACK(g_chan_nr, ?, ?, ?, rtp_pt2),
2110 "IPA MDCX ACK");
2111 /* Second MDCX */
2112 remote_ip := f_rnd_int(c_UINT32_MAX);
2113 remote_port := f_rnd_int(c_UINT16_MAX);
2114 f_rsl_transceive(ts_RSL_IPA_MDCX(g_chan_nr, fake_conn_id, remote_ip, remote_port, rtp_pt2),
2115 tr_RSL_IPA_MDCX_ACK(g_chan_nr, ?, ?, ?, rtp_pt2),
2116 "IPA MDCX ACK");
2117 f_rsl_transceive(ts_RSL_IPA_DLCX(g_chan_nr, fake_conn_id), tr_RSL_IPA_DLCX_ACK(g_chan_nr, ?, ?),
2118 "IPA DLCX ACK");
2119}
2120testcase TC_ipa_crcx_mdcx_mdcx_dlcx_not_active() runs on test_CT {
2121 var ConnHdlrPars pars := valueof(t_Pars(t_RslChanNr_Bm(1), ts_RSL_ChanMode_SIGN));
2122 f_init(testcasename());
2123 var ConnHdlr vc_conn := f_start_handler(refers(f_TC_ipa_crcx_mdcx_mdcx_dlcx_not_active), pars);
2124 vc_conn.done;
2125}
2126
Harald Welte9912eb52018-02-25 13:30:15 +01002127/* IPA CRCX on SDCCH/4 and SDCCH/8 (doesn't make sense) */
2128function f_TC_ipa_crcx_sdcch_not_active(charstring id) runs on ConnHdlr {
2129 f_rsl_transceive(ts_RSL_IPA_CRCX(g_chan_nr), tr_RSL_IPA_CRCX_NACK(g_chan_nr, ?),
2130 "IPA CRCX NACK");
2131}
2132testcase TC_ipa_crcx_sdcch_not_active() runs on test_CT {
2133 var ConnHdlrPars pars;
2134 var ConnHdlr vc_conn;
2135 f_init(testcasename());
2136
2137 pars := valueof(t_Pars(t_RslChanNr_SDCCH4(0,1), ts_RSL_ChanMode_SIGN));
2138 vc_conn := f_start_handler(refers(f_TC_ipa_crcx_sdcch_not_active), pars);
2139 vc_conn.done;
2140
2141 pars := valueof(t_Pars(t_RslChanNr_SDCCH8(6,5), ts_RSL_ChanMode_SIGN));
2142 vc_conn := f_start_handler(refers(f_TC_ipa_crcx_sdcch_not_active), pars);
2143 vc_conn.done;
2144}
2145
Harald Weltea3f1df92018-02-25 12:49:55 +01002146
Harald Welte883340c2018-02-28 18:59:29 +01002147/***********************************************************************
2148 * PCU Socket related tests
2149 ***********************************************************************/
2150
2151private function f_TC_pcu_act_req(uint8_t bts_nr, uint8_t trx_nr, uint8_t ts_nr, boolean exp_success)
2152runs on test_CT {
2153 timer T := 3.0;
2154
2155 /* we don't expect any RTS.req before PDCH are active */
2156 T.start;
2157 alt {
2158 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_RTS_REQ(bts_nr))) {
2159 setverdict(fail, "PCU RTS.req before PDCH active?");
2160 self.stop;
2161 }
2162 [] PCU.receive { repeat; }
2163 [] T.timeout { }
2164 }
2165
2166 /* Send PDCH activate request for known PDCH timeslot */
2167 PCU.send(t_SD_PCUIF(g_pcu_conn_id, ts_PCUIF_ACT_REQ(bts_nr, trx_nr, ts_nr)));
2168
2169 /* we now expect RTS.req for this timeslot (only) */
2170 T.start;
2171 alt {
2172 [exp_success] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_RTS_REQ(bts_nr, trx_nr, ts_nr))) {
2173 setverdict(pass);
2174 }
2175 [not exp_success] PCU.receive(t_SD_PCUIF(g_pcu_conn_id,
2176 tr_PCUIF_RTS_REQ(bts_nr, trx_nr, ts_nr))) {
2177 setverdict(fail, "Unexpected RTS.req for supposedly failing activation");
2178 self.stop;
2179 }
2180 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_RTS_REQ)) {
2181 setverdict(fail, "RTS.req for wrong TRX/TS");
2182 self.stop;
2183 }
2184 [] PCU.receive { repeat; }
2185 [exp_success] T.timeout {
2186 setverdict(fail, "Timeout waiting for PCU RTS.req");
2187 }
2188 [not exp_success] T.timeout {
2189 setverdict(pass);
2190 }
2191 }
2192}
2193
2194private function f_TC_pcu_deact_req(uint8_t bts_nr, uint8_t trx_nr, uint8_t ts_nr)
2195runs on test_CT {
2196 timer T := 3.0;
2197
2198 /* Send PDCH activate request for known PDCH timeslot */
2199 PCU.send(t_SD_PCUIF(g_pcu_conn_id, ts_PCUIF_DEACT_REQ(bts_nr, trx_nr, ts_nr)));
2200
2201 PCU.clear;
2202 /* we now expect no RTS.req for this timeslot */
2203 T.start;
2204 alt {
2205 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_RTS_REQ(bts_nr, trx_nr, ts_nr))) {
2206 setverdict(fail, "Received unexpected PCU RTS.req");
2207 self.stop;
2208 }
2209 [] PCU.receive { repeat; }
2210 [] T.timeout {
2211 setverdict(pass);
2212 }
2213 }
2214}
2215
2216/* PDCH activation via PCU socket; check for presence of RTS.req */
2217testcase TC_pcu_act_req() runs on test_CT {
2218 f_init();
2219 f_TC_pcu_act_req(0, 0, 7, true);
2220}
2221
2222/* PDCH activation via PCU socket on non-PDCU timeslot */
2223testcase TC_pcu_act_req_wrong_ts() runs on test_CT {
2224 f_init();
2225 f_TC_pcu_act_req(0, 0, 1, false);
2226}
2227
2228/* PDCH activation via PCU socket on wrong BTS */
2229testcase TC_pcu_act_req_wrong_bts() runs on test_CT {
2230 f_init();
2231 f_TC_pcu_act_req(23, 0, 7, false);
2232}
2233
2234/* PDCH activation via PCU socket on wrong TRX */
2235testcase TC_pcu_act_req_wrong_trx() runs on test_CT {
2236 f_init();
2237 f_TC_pcu_act_req(0, 23, 7, false);
2238}
2239
2240/* PDCH deactivation via PCU socket; check for absence of RTS.req */
2241testcase TC_pcu_deact_req() runs on test_CT {
2242 f_init();
2243 /* Activate PDCH */
2244 f_TC_pcu_act_req(0, 0, 7, true);
2245 f_sleep(1.0);
2246 /* and De-Activate again */
2247 f_TC_pcu_deact_req(0, 0, 7);
2248}
2249
2250/* Attempt to deactivate a PDCH on a non-PDCH timeslot */
2251testcase TC_pcu_deact_req_wrong_ts() runs on test_CT {
2252 f_init();
2253 f_TC_pcu_deact_req(0, 0, 1);
2254}
2255
2256/* Test the PCU->BTS Version and BTS->PCU SI13 handshake */
2257testcase TC_pcu_ver_si13() runs on test_CT {
2258 const octetstring si13 := '00010203040506070909'O;
2259 var PCUIF_send_data sd;
2260 timer T:= 3.0;
2261 f_init();
2262
2263 /* Set SI13 via RSL */
2264 f_rsl_bcch_fill_raw(RSL_SYSTEM_INFO_13, si13);
2265 PCU.send(t_SD_PCUIF(g_pcu_conn_id, ts_PCUIF_TXT_IND(0, PCU_VERSION, "BTS_Test v23")));
2266 T.start;
2267 alt {
2268 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_DATA_IND(0, 0, 0, ?, PCU_IF_SAPI_BCCH))) -> value sd {
2269 if (substr(sd.data.u.data_ind.data, 0, lengthof(si13)) == si13) {
2270 setverdict(pass);
2271 } else {
2272 repeat;
2273 }
2274 }
2275 [] PCU.receive { repeat; }
2276 [] T.timeout {
2277 setverdict(fail, "Timeout waiting for SI13");
2278 self.stop;
2279 }
2280 }
2281}
2282
2283private const octetstring c_PCU_DATA := '000102030405060708090a0b0c0d0e0f10111213141516'O;
2284
2285/* helper function to send a PCU DATA.req */
2286private function f_pcu_data_req(uint8_t bts_nr, uint8_t trx_nr, uint8_t ts_nr,
2287 uint8_t block_nr, uint32_t fn, PCUIF_Sapi sapi, octetstring data)
2288runs on test_CT
2289{
2290 PCU.send(t_SD_PCUIF(g_pcu_conn_id,
2291 ts_PCUIF_DATA_REQ(bts_nr, trx_nr, ts_nr, block_nr, fn, sapi, data)));
2292}
2293
2294/* helper function to wait for RTS.ind for given SAPI on given BTS/TRX/TS and then send */
2295private function f_pcu_wait_rts_and_data_req(uint8_t bts_nr, uint8_t trx_nr, uint8_t ts_nr,
2296 PCUIF_Sapi sapi, octetstring data)
2297runs on test_CT
2298{
2299 var PCUIF_send_data sd;
2300
2301 timer T := 3.0;
2302 T.start;
2303 alt {
2304 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id,
2305 tr_PCUIF_RTS_REQ(bts_nr, trx_nr, ts_nr, sapi))) -> value sd {
2306 f_pcu_data_req(bts_nr, trx_nr, ts_nr, sd.data.u.rts_req.block_nr,
2307 sd.data.u.rts_req.fn, sapi, data);
2308 }
2309 [] PCU.receive { repeat; }
2310 [] T.timeout {
2311 setverdict(fail, "Timeout waiting for RTS.ind");
2312 }
2313 }
2314}
2315
2316/* Send DATA.req on invalid BTS */
2317testcase TC_pcu_data_req_wrong_bts() runs on test_CT {
2318 f_init();
2319 f_TC_pcu_act_req(0, 0, 7, true);
2320 f_pcu_data_req(23, 0, 7, 0, 0, PCU_IF_SAPI_PDTCH, c_PCU_DATA);
2321 /* FIXME: how to check this wasn't actually sent and didn't crash BTS? */
2322 f_sleep(10.0);
2323}
2324
2325/* Send DATA.req on invalid TRX */
2326testcase TC_pcu_data_req_wrong_trx() runs on test_CT {
2327 f_init();
2328 f_TC_pcu_act_req(0, 0, 7, true);
2329 f_pcu_data_req(0, 100, 7, 0, 0, PCU_IF_SAPI_PDTCH, c_PCU_DATA);
2330 /* FIXME: how to check this wasn't actually sent and didn't crash BTS? */
2331 f_sleep(10.0);
2332}
2333
2334/* Send DATA.req on invalid timeslot */
2335testcase TC_pcu_data_req_wrong_ts() runs on test_CT {
2336 f_init();
2337 f_TC_pcu_act_req(0, 0, 7, true);
2338 f_pcu_data_req(0, 0, 70, 0, 0, PCU_IF_SAPI_PDTCH, c_PCU_DATA);
2339 /* FIXME: how to check this wasn't actually sent and didn't crash BTS? */
2340 f_sleep(10.0);
2341}
2342
2343/* Send DATA.req on timeslot that hasn't been activated */
2344testcase TC_pcu_data_req_ts_inactive() runs on test_CT {
2345 f_init();
2346 f_pcu_data_req(0, 0, 7, 0, 0, PCU_IF_SAPI_PDTCH, c_PCU_DATA);
2347 /* FIXME: how to check this wasn't actually sent and didn't crash BTS? */
2348 f_sleep(2.0);
2349}
2350
2351testcase TC_pcu_data_req_pdtch() runs on test_CT {
2352 f_init();
2353 f_TC_pcu_act_req(0, 0, 7, true);
2354 f_pcu_wait_rts_and_data_req(0, 0, 7, PCU_IF_SAPI_PDTCH, c_PCU_DATA);
2355 /* FIXME: how to check this was actually sent */
2356 f_sleep(2.0);
2357}
2358
2359testcase TC_pcu_data_req_ptcch() runs on test_CT {
2360 f_init();
2361 f_TC_pcu_act_req(0, 0, 7, true);
2362 f_pcu_wait_rts_and_data_req(0, 0, 7, PCU_IF_SAPI_PTCCH, c_PCU_DATA);
2363 /* FIXME: how to check this was actually sent */
2364 f_sleep(2.0);
2365}
2366
2367/* Send AGCH from PCU; check it appears on Um side */
2368testcase TC_pcu_data_req_agch() runs on test_CT {
2369 timer T := 3.0;
2370 f_init();
2371 f_init_l1ctl();
2372 f_l1_tune(L1CTL);
2373
2374 f_TC_pcu_act_req(0, 0, 7, true);
2375 f_pcu_data_req(0, 0, 7, 0, 0, PCU_IF_SAPI_AGCH, c_PCU_DATA);
2376
2377 T.start;
2378 alt {
Harald Weltef8df4cb2018-03-10 15:15:08 +01002379 [] L1CTL.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0), ?, c_PCU_DATA)) {
Harald Welte883340c2018-02-28 18:59:29 +01002380 setverdict(pass);
2381 }
2382 [] L1CTL.receive { repeat; }
2383 [] T.timeout {
2384 setverdict(fail, "Timeout waiting for PCU-originated AGCH block on Um");
2385 }
2386 }
2387}
2388
2389/* Send IMM.ASS from PCU for PCH; check it appears on Um side */
2390testcase TC_pcu_data_req_imm_ass_pch() runs on test_CT {
2391 var octetstring imm_ass := f_rnd_octstring(23);
2392 f_init();
2393 f_init_l1ctl();
2394 f_l1_tune(L1CTL);
2395
2396 /* append 3 last imsi digits so BTS can compute pagng group */
2397 var uint32_t fn := f_PCUIF_tx_imm_ass_pch(PCU, g_pcu_conn_id, imm_ass, '123459987'H);
2398
2399 timer T := 0.5;
2400 T.start;
2401 alt {
Harald Weltef8df4cb2018-03-10 15:15:08 +01002402 [] L1CTL.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0), ?, imm_ass)) {
Harald Welte883340c2018-02-28 18:59:29 +01002403 /* TODO: verify paging group */
2404 setverdict(pass);
2405 }
2406 [] L1CTL.receive { repeat; }
2407 [] T.timeout {
2408 setverdict(fail, "Timeout waiting for PCU-originated AGCH block on Um");
2409 }
2410 }
2411}
2412
2413/* Send RACH from Um side, expect it to show up on PCU socket */
2414testcase TC_pcu_rach_content() runs on test_CT {
2415 f_init();
2416 f_init_l1ctl();
2417 f_l1_tune(L1CTL);
2418
2419 var GsmFrameNumber fn_last := 0;
2420 for (var integer i := 0; i < 1000; i := i+1) {
2421 var OCT1 ra := f_rnd_ra_ps();
2422 var GsmFrameNumber fn := f_L1CTL_RACH(L1CTL, oct2int(ra));
2423 if (fn == fn_last) {
2424 setverdict(fail, "Two RACH in same FN?!?");
2425 self.stop;
2426 }
2427 fn_last := fn;
2428
2429 timer T := 2.0;
2430 T.start;
2431 alt {
2432 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_RACH_IND(0, oct2int(ra), 0, ?, fn))) {
2433 T.stop;
2434 }
2435 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_RACH_IND)) {
2436 setverdict(fail, "Unexpected RACH IND");
2437 self.stop;
2438 }
2439 [] PCU.receive { repeat; }
2440 [] T.timeout {
2441 setverdict(fail, "Timeout waiting for RACH IND");
2442 self.stop;
2443 }
2444 }
2445 }
2446 setverdict(pass);
2447}
2448
2449private function f_pad_oct(octetstring str, integer len, OCT1 pad) return octetstring {
2450 var integer strlen := lengthof(str);
2451 for (var integer i := 0; i < len-strlen; i := i+1) {
2452 str := str & pad;
2453 }
2454 return str;
2455}
2456
2457/* Send PAGING via RSL, expect it to shw up on PCU socket */
2458testcase TC_pcu_paging_from_rsl() runs on test_CT {
2459 f_init();
2460
2461 for (var integer i := 0; i < 100; i := i+1) {
2462 var MobileL3_CommonIE_Types.MobileIdentityLV mi;
2463 timer T := 3.0;
2464 if (i < 50) {
2465 mi := valueof(ts_MI_TMSI_LV(f_rnd_octstring(4)));
2466 } else {
2467 mi := valueof(ts_MI_IMSI_LV(f_gen_imsi(i)));
2468 }
2469 var octetstring mi_enc_lv := enc_MobileIdentityLV(mi);
2470 var octetstring mi_enc := substr(mi_enc_lv, 1, lengthof(mi_enc_lv)-1);
2471 var octetstring t_mi_lv := f_pad_oct(mi_enc_lv, 9, '00'O);
2472
2473 /* Send RSL PAGING COMMAND */
2474 RSL_CCHAN.send(ts_RSL_UD(ts_RSL_PAGING_CMD(mi_enc, i mod 4)));
2475 T.start;
2476 alt {
2477 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_PAG_REQ(0, t_mi_lv))) {
2478 }
2479 [] PCU.receive(t_SD_PCUIF(g_pcu_conn_id, tr_PCUIF_PAG_REQ)) {
2480 setverdict(fail, "Unexpected PAGING REQ");
2481 self.stop;
2482 }
2483 [] PCU.receive { repeat; }
2484 [] T.timeout {
2485 setverdict(fail, "Timeout waiting for PAGING REQ");
2486 self.stop;
2487 }
2488 }
2489 }
2490 setverdict(pass);
2491}
2492
2493
Harald Welte68e495b2018-02-25 00:05:57 +01002494/* TODO Areas:
2495
2496* channel activation
2497** with BS_Power / MS_Power, bypassing power control loop
2498** on primary vs. secondary TRX
2499** with encryption from initial activation on
2500** with timing advance from initial activation on
2501* mode modify
2502** encryption
2503** multirate
2504* check DEACTIVATE SACCH
2505* encryption command / intricate logic about tx-only/tx+rx/...
2506** unsupported algorithm
2507* handover detection
2508* MS Power Control
2509* BS Power Control
2510* Physical Context
2511* SACCH info modify
Harald Welte68e495b2018-02-25 00:05:57 +01002512* CCCH Load Indication for PCH and RACH
2513* Delete Indication on AGCH overflow
2514* SMS Broadcast Req / Cmd / CBCH LOad Ind
2515* RF resource ind
Harald Welte68e495b2018-02-25 00:05:57 +01002516* error handling
2517* discriminator error
2518** type error
2519** sequence error
2520** IE duplicated?
Harald Welte883340c2018-02-28 18:59:29 +01002521* PCU interface
2522** TIME_IND from BTS->PCU
2523** DATA_IND from BTS->PCU
2524** verification of PCU-originated DATA_REQ arrival on Um/MS side
Harald Welte68e495b2018-02-25 00:05:57 +01002525
2526*/
Harald Welte70767382018-02-21 12:16:40 +01002527
2528control {
2529 execute( TC_chan_act_stress() );
2530 execute( TC_chan_act_react() );
2531 execute( TC_chan_deact_not_active() );
2532 execute( TC_chan_act_wrong_nr() );
Harald Welte629cc6b2018-03-11 17:19:05 +01002533 execute( TC_deact_sacch() );
Harald Welteea17b912018-03-11 22:29:31 +01002534 execute( TC_sacch_filling() );
2535 execute( TC_sacch_info_mod() );
Harald Welte8c24c2b2018-02-26 08:31:31 +01002536 execute( TC_rach_content() );
2537 execute( TC_rach_count() );
Harald Welte54a2a2d2018-02-26 09:14:05 +01002538 execute( TC_rach_max_ta() );
Harald Welte70767382018-02-21 12:16:40 +01002539 execute( TC_meas_res_sign_tchf() );
2540 execute( TC_meas_res_sign_tchh() );
2541 execute( TC_meas_res_sign_sdcch4() );
2542 execute( TC_meas_res_sign_sdcch8() );
Harald Welte685d5982018-02-27 20:42:05 +01002543 execute( TC_meas_res_sign_tchh_toa256() );
Harald Welte70767382018-02-21 12:16:40 +01002544 execute( TC_conn_fail_crit() );
Harald Welte68e495b2018-02-25 00:05:57 +01002545 execute( TC_paging_imsi_80percent() );
2546 execute( TC_paging_tmsi_80percent() );
2547 execute( TC_paging_imsi_200percent() );
2548 execute( TC_paging_tmsi_200percent() );
Harald Welte01d982c2018-02-25 01:31:40 +01002549 execute( TC_rsl_protocol_error() );
2550 execute( TC_rsl_mand_ie_error() );
2551 execute( TC_rsl_ie_content_error() );
Harald Welte48494ca2018-02-25 16:59:50 +01002552 execute( TC_si_sched_default() );
Harald Welte0cae4552018-03-09 22:20:26 +01002553 execute( TC_si_sched_1() );
Harald Welte48494ca2018-02-25 16:59:50 +01002554 execute( TC_si_sched_2bis() );
2555 execute( TC_si_sched_2ter() );
2556 execute( TC_si_sched_2ter_2bis() );
2557 execute( TC_si_sched_2quater() );
2558 execute( TC_si_sched_13() );
2559 execute( TC_si_sched_13_2bis_2ter_2quater() );
Harald Weltea871a382018-02-25 02:03:14 +01002560 execute( TC_ipa_dlcx_not_active() );
Harald Weltea3f1df92018-02-25 12:49:55 +01002561 execute( TC_ipa_crcx_twice_not_active() );
2562 execute( TC_ipa_crcx_mdcx_dlcx_not_active() );
Harald Welte3ae11da2018-02-25 13:36:06 +01002563 execute( TC_ipa_crcx_mdcx_mdcx_dlcx_not_active() );
Harald Welte9912eb52018-02-25 13:30:15 +01002564 execute( TC_ipa_crcx_sdcch_not_active() );
Harald Welte883340c2018-02-28 18:59:29 +01002565
2566 execute( TC_pcu_act_req() );
2567 execute( TC_pcu_act_req_wrong_ts() );
2568 execute( TC_pcu_act_req_wrong_bts() );
2569 execute( TC_pcu_act_req_wrong_trx() );
2570 execute( TC_pcu_deact_req() );
2571 execute( TC_pcu_deact_req_wrong_ts() );
2572 execute( TC_pcu_ver_si13() );
2573 execute( TC_pcu_data_req_wrong_bts() );
2574 execute( TC_pcu_data_req_wrong_trx() );
2575 execute( TC_pcu_data_req_wrong_ts() );
2576 execute( TC_pcu_data_req_ts_inactive() );
2577 execute( TC_pcu_data_req_pdtch() );
2578 execute( TC_pcu_data_req_ptcch() );
2579 execute( TC_pcu_data_req_agch() );
2580 execute( TC_pcu_data_req_imm_ass_pch() );
2581 execute( TC_pcu_rach_content() );
2582 execute( TC_pcu_paging_from_rsl() );
Harald Welte70767382018-02-21 12:16:40 +01002583}
2584
2585
2586}