Gitiles
Code Review Sign In
gerrit.osmocom.org / osmo-ttcn3-hacks / be1ff4b1773c53a7ee4ae96fd429d9c6f6d168ea / . / msc / expected-results.xml
blob: 84df2643e6a5af448bf57797d20db3b838fdcad6 [file] [log] [blame]
Neels Hofmeyr3cf797d2018-04-05 16:56:38 +0200[diff] [blame]1<?xml version="1.0"?>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]2<testsuite name='Titan' tests='82' failures='4' errors='19' skipped='0' inconc='0' time='MASKED'>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]3 <testcase classname='MSC_Tests' name='TC_cr_before_reset' time='MASKED'/>
4 <testcase classname='MSC_Tests' name='TC_lu_imsi_noauth_tmsi' time='MASKED'/>
5 <testcase classname='MSC_Tests' name='TC_lu_imsi_noauth_notmsi' time='MASKED'/>
Neels Hofmeyr873ae202018-09-06 14:13:34 +0200[diff] [blame]6 <testcase classname='MSC_Tests' name='TC_lu_imsi_reject' time='MASKED'/>
7 <testcase classname='MSC_Tests' name='TC_lu_imsi_timeout_gsup' time='MASKED'/>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]8 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi' time='MASKED'/>
9 <testcase classname='MSC_Tests' name='TC_cmserv_imsi_unknown' time='MASKED'/>
10 <testcase classname='MSC_Tests' name='TC_lu_and_mo_call' time='MASKED'/>
11 <testcase classname='MSC_Tests' name='TC_lu_auth_sai_timeout' time='MASKED'/>
12 <testcase classname='MSC_Tests' name='TC_lu_auth_sai_err' time='MASKED'/>
Neels Hofmeyrde172222018-05-02 11:59:18 +0200[diff] [blame]13 <testcase classname='MSC_Tests' name='TC_lu_clear_request' time='MASKED'/>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]14 <testcase classname='MSC_Tests' name='TC_lu_disconnect' time='MASKED'/>
15 <testcase classname='MSC_Tests' name='TC_lu_by_imei' time='MASKED'/>
16 <testcase classname='MSC_Tests' name='TC_lu_by_tmsi_noauth_unknown' time='MASKED'/>
17 <testcase classname='MSC_Tests' name='TC_imsi_detach_by_imsi' time='MASKED'/>
18 <testcase classname='MSC_Tests' name='TC_imsi_detach_by_tmsi' time='MASKED'/>
19 <testcase classname='MSC_Tests' name='TC_imsi_detach_by_imei' time='MASKED'/>
Neels Hofmeyrde172222018-05-02 11:59:18 +0200[diff] [blame]20 <testcase classname='MSC_Tests' name='TC_emerg_call_imei_reject' time='MASKED'/>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]21 <testcase classname='MSC_Tests' name='TC_emerg_call_imsi' time='MASKED'/>
Neels Hofmeyrde172222018-05-02 11:59:18 +0200[diff] [blame]22 <testcase classname='MSC_Tests' name='TC_cm_serv_req_vgcs_reject' time='MASKED'/>
23 <testcase classname='MSC_Tests' name='TC_cm_serv_req_vbs_reject' time='MASKED'/>
24 <testcase classname='MSC_Tests' name='TC_cm_serv_req_lcs_reject' time='MASKED'/>
25 <testcase classname='MSC_Tests' name='TC_cm_reest_req_reject' time='MASKED'/>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]26 <testcase classname='MSC_Tests' name='TC_lu_auth_2G_fail' time='MASKED'/>
27 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_13_13' time='MASKED'/>
28 <testcase classname='MSC_Tests' name='TC_cl3_no_payload' time='MASKED'/>
Neels Hofmeyrde172222018-05-02 11:59:18 +0200[diff] [blame]29 <testcase classname='MSC_Tests' name='TC_cl3_rnd_payload' time='MASKED'/>
Stefan Sperlingf46eb262018-06-01 17:30:45 +0200[diff] [blame]30 <testcase classname='MSC_Tests' name='TC_establish_and_nothing' time='MASKED'/>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]31 <testcase classname='MSC_Tests' name='TC_mo_setup_and_nothing' time='MASKED'/>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]32 <testcase classname='MSC_Tests' name='TC_mo_crcx_ran_timeout' time='MASKED'/>
33 <testcase classname='MSC_Tests' name='TC_mo_crcx_ran_reject' time='MASKED'/>
34 <testcase classname='MSC_Tests' name='TC_mt_crcx_ran_reject' time='MASKED'>
Philipp Maierc6e06f72018-04-11 18:12:23 +0200[diff] [blame]35 <failure type='fail-verdict'>Timeout waiting for channel release
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]36 MSC_Tests.ttcn:MASKED MSC_Tests control part
37 MSC_Tests.ttcn:MASKED TC_mt_crcx_ran_reject testcase
Philipp Maierc6e06f72018-04-11 18:12:23 +0200[diff] [blame]38 </failure>
39 </testcase>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]40 <testcase classname='MSC_Tests' name='TC_mo_setup_and_dtmf_dup' time='MASKED'/>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]41 <testcase classname='MSC_Tests' name='TC_gsup_cancel' time='MASKED'/>
Neels Hofmeyrfc0384a2018-04-11 15:56:41 +0200[diff] [blame]42 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_1_13' time='MASKED'/>
43 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_3_13' time='MASKED'/>
44 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_3_1' time='MASKED'/>
45 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_3_1_no_cm' time='MASKED'/>
46 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_13_2' time='MASKED'/>
47 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_013_2' time='MASKED'/>
48 <testcase classname='MSC_Tests' name='TC_mo_release_timeout' time='MASKED'/>
49 <testcase classname='MSC_Tests' name='TC_lu_and_mt_call_no_dlcx_resp' time='MASKED'/>
50 <testcase classname='MSC_Tests' name='TC_reset_two' time='MASKED'/>
51 <testcase classname='MSC_Tests' name='TC_lu_and_mt_call' time='MASKED'/>
Neels Hofmeyr98d428d2018-04-11 15:54:07 +0200[diff] [blame]52 <testcase classname='MSC_Tests' name='TC_lu_and_mo_sms' time='MASKED'/>
Neels Hofmeyrde172222018-05-02 11:59:18 +0200[diff] [blame]53 <testcase classname='MSC_Tests' name='TC_lu_and_mt_sms' time='MASKED'/>
Philipp Maier3983e702018-11-22 19:01:33 +0100[diff] [blame]54 <testcase classname='MSC_Tests' name='TC_lu_and_mt_sms_paging_and_nothing' time='MASKED'/>
Neels Hofmeyrde172222018-05-02 11:59:18 +0200[diff] [blame]55 <testcase classname='MSC_Tests' name='TC_smpp_mo_sms' time='MASKED'/>
56 <testcase classname='MSC_Tests' name='TC_smpp_mt_sms' time='MASKED'/>
Vadim Yanitskiy103d09f2018-11-12 02:50:23 +0700[diff] [blame]57 <testcase classname='MSC_Tests' name='TC_gsup_mo_sms' time='MASKED'/>
Vadim Yanitskiy9cc019a2018-11-15 02:06:07 +0700[diff] [blame]58 <testcase classname='MSC_Tests' name='TC_gsup_mo_smma' time='MASKED'/>
Vadim Yanitskiyd7b37ab2018-11-24 03:40:20 +0700[diff] [blame]59 <testcase classname='MSC_Tests' name='TC_gsup_mt_sms_ack' time='MASKED'/>
60 <testcase classname='MSC_Tests' name='TC_gsup_mt_sms_err' time='MASKED'/>
Vadim Yanitskiybe1ff4b2019-01-18 15:04:13 +0700[diff] [blame^]61 <testcase classname='MSC_Tests' name='TC_gsup_mt_sms_rp_mr' time='MASKED'/>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]62 <testcase classname='MSC_Tests' name='TC_gsup_mt_multi_part_sms' time='MASKED'>
63 <failure type='fail-verdict'>Tguard timeout
64 MSC_Tests.ttcn:MASKED MSC_Tests control part
65 MSC_Tests.ttcn:MASKED TC_gsup_mt_multi_part_sms testcase
66 </failure>
67 </testcase>
Vadim Yanitskiy2a978b92018-06-19 17:51:20 +0700[diff] [blame]68 <testcase classname='MSC_Tests' name='TC_lu_and_mo_ussd_single_request' time='MASKED'/>
Vadim Yanitskiy13e4a272018-06-19 18:24:31 +0700[diff] [blame]69 <testcase classname='MSC_Tests' name='TC_lu_and_mt_ussd_notification' time='MASKED'/>
Vadim Yanitskiy2a978b92018-06-19 17:51:20 +0700[diff] [blame]70 <testcase classname='MSC_Tests' name='TC_lu_and_mo_ussd_during_mt_call' time='MASKED'/>
Vadim Yanitskiy13e4a272018-06-19 18:24:31 +0700[diff] [blame]71 <testcase classname='MSC_Tests' name='TC_lu_and_mt_ussd_during_mt_call' time='MASKED'/>
Vadim Yanitskiy2daf52d2018-06-21 04:19:58 +0700[diff] [blame]72 <testcase classname='MSC_Tests' name='TC_lu_and_mo_ussd_mo_release' time='MASKED'/>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]73 <testcase classname='MSC_Tests' name='TC_lu_and_ss_session_timeout' time='MASKED'>
74 <error type='DTE'>Dynamic test case error: testcase.stop</error>
75 </testcase>
Stefan Sperling89eb1f32018-12-17 15:06:20 +0100[diff] [blame]76 <testcase classname='MSC_Tests' name='TC_cipher_complete_with_invalid_cipher' time='MASKED'/>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]77 <testcase classname='MSC_Tests' name='TC_sgsap_reset' time='MASKED'>
78 <error type='DTE'></error>
79 </testcase>
80 <testcase classname='MSC_Tests' name='TC_sgsap_lu' time='MASKED'>
81 <error type='DTE'></error>
82 </testcase>
83 <testcase classname='MSC_Tests' name='TC_sgsap_lu_imsi_reject' time='MASKED'>
84 <error type='DTE'></error>
85 </testcase>
86 <testcase classname='MSC_Tests' name='TC_sgsap_lu_and_nothing' time='MASKED'>
87 <error type='DTE'></error>
88 </testcase>
89 <testcase classname='MSC_Tests' name='TC_sgsap_expl_imsi_det_eps' time='MASKED'>
90 <error type='DTE'></error>
91 </testcase>
92 <testcase classname='MSC_Tests' name='TC_sgsap_expl_imsi_det_noneps' time='MASKED'>
93 <error type='DTE'></error>
94 </testcase>
95 <testcase classname='MSC_Tests' name='TC_sgsap_paging_rej' time='MASKED'>
96 <error type='DTE'></error>
97 </testcase>
98 <testcase classname='MSC_Tests' name='TC_sgsap_paging_subscr_rej' time='MASKED'>
99 <error type='DTE'></error>
100 </testcase>
101 <testcase classname='MSC_Tests' name='TC_sgsap_paging_ue_unr' time='MASKED'>
102 <error type='DTE'></error>
103 </testcase>
104 <testcase classname='MSC_Tests' name='TC_sgsap_paging_and_nothing' time='MASKED'>
105 <error type='DTE'></error>
106 </testcase>
107 <testcase classname='MSC_Tests' name='TC_sgsap_paging_and_lu' time='MASKED'>
108 <error type='DTE'></error>
109 </testcase>
110 <testcase classname='MSC_Tests' name='TC_sgsap_mt_sms' time='MASKED'>
111 <error type='DTE'></error>
112 </testcase>
113 <testcase classname='MSC_Tests' name='TC_sgsap_mo_sms' time='MASKED'>
114 <error type='DTE'></error>
115 </testcase>
116 <testcase classname='MSC_Tests' name='TC_sgsap_mt_sms_and_nothing' time='MASKED'>
117 <error type='DTE'></error>
118 </testcase>
119 <testcase classname='MSC_Tests' name='TC_sgsap_mt_sms_and_reject' time='MASKED'>
120 <error type='DTE'></error>
121 </testcase>
122 <testcase classname='MSC_Tests' name='TC_sgsap_unexp_ud' time='MASKED'>
123 <failure type='fail-verdict'>Error in CTRL GET "fsm.SGs-UE.id.imsi:262420000002145.state": "Error"
124 MSC_Tests.ttcn:MASKED MSC_Tests control part
125 MSC_Tests.ttcn:MASKED TC_sgsap_unexp_ud testcase
126 </failure>
127 </testcase>
128 <testcase classname='MSC_Tests' name='TC_sgsap_unsol_ud' time='MASKED'>
129 <error type='DTE'></error>
130 </testcase>
131 <testcase classname='MSC_Tests' name='TC_bssap_lu_sgsap_lu_and_mt_call' time='MASKED'>
132 <error type='DTE'></error>
133 </testcase>
134 <testcase classname='MSC_Tests' name='TC_sgsap_lu_and_mt_call' time='MASKED'>
135 <error type='DTE'></error>
136 </testcase>
Neels Hofmeyr873ae202018-09-06 14:13:34 +0200[diff] [blame]137 <testcase classname='MSC_Tests' name='TC_lu_imsi_auth_tmsi_encr_3_1_log_msc_debug' time='MASKED'/>
Neels Hofmeyr2caf3492019-01-23 12:44:09 +0100[diff] [blame]138 <testcase classname='MSC_Tests' name='TC_mo_cc_bssmap_clear' time='MASKED'>
139 <failure type='fail-verdict'>Tguard timeout
140 MSC_Tests.ttcn:MASKED MSC_Tests control part
141 MSC_Tests.ttcn:MASKED TC_mo_cc_bssmap_clear testcase
142 </failure>
143 </testcase>
Neels Hofmeyr3cf797d2018-04-05 16:56:38 +0200[diff] [blame]144</testsuite>