Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 1 | /* |
| 2 | * e1.c |
| 3 | * |
| 4 | * Copyright (C) 2019-2020 Sylvain Munaut <tnt@246tNt.com> |
| 5 | * SPDX-License-Identifier: GPL-3.0-or-later |
| 6 | */ |
| 7 | |
| 8 | #include <stdint.h> |
| 9 | #include <stdbool.h> |
| 10 | #include <string.h> |
| 11 | |
| 12 | #include "config.h" |
| 13 | #include "console.h" |
| 14 | #include "e1.h" |
Harald Welte | f74dad7 | 2020-12-15 23:32:53 +0100 | [diff] [blame] | 15 | #include "e1_hw.h" |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 16 | |
| 17 | #include "dma.h" |
| 18 | #include "led.h" // FIXME |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 19 | #include "utils.h" |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 20 | |
| 21 | |
Sylvain Munaut | 2c0c136 | 2022-01-03 18:48:08 +0100 | [diff] [blame] | 22 | // HW access |
| 23 | // --------- |
| 24 | |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 25 | static volatile struct e1_core * const e1_regs_base = (void *)(E1_CORE_BASE); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 26 | static volatile uint8_t * const e1_data = (void *)(E1_DATA_BASE); |
| 27 | |
Sylvain Munaut | 2c0c136 | 2022-01-03 18:48:08 +0100 | [diff] [blame] | 28 | |
| 29 | // Helpers |
| 30 | // ------- |
| 31 | |
Sylvain Munaut | 35856a1 | 2022-01-03 18:45:53 +0100 | [diff] [blame] | 32 | static unsigned int |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 33 | e1_data_ofs(int mf, int frame, int ts) |
| 34 | { |
| 35 | return (mf << 9) | (frame << 5) | ts; |
| 36 | } |
| 37 | |
Sylvain Munaut | 35856a1 | 2022-01-03 18:45:53 +0100 | [diff] [blame] | 38 | static volatile uint8_t * |
Harald Welte | a59ef2b | 2020-12-14 17:02:13 +0100 | [diff] [blame] | 39 | e1_data_ptr(int mf, int frame, int ts) |
| 40 | { |
| 41 | return &e1_data[e1_data_ofs(mf, frame, ts)]; |
| 42 | } |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 43 | |
Sylvain Munaut | 2c0c136 | 2022-01-03 18:48:08 +0100 | [diff] [blame] | 44 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 45 | // FIFOs |
| 46 | // ----- |
| 47 | /* Note: FIFO works at 'frame' level (i.e. 32 bytes) */ |
| 48 | |
| 49 | struct e1_fifo { |
| 50 | /* Buffer zone associated with the FIFO */ |
| 51 | unsigned int base; |
| 52 | unsigned int mask; |
| 53 | |
| 54 | /* Pointers / Levels */ |
| 55 | unsigned int wptr[2]; /* 0=committed 1=allocated */ |
| 56 | unsigned int rptr[2]; /* 0=discared 1=peeked */ |
| 57 | }; |
| 58 | |
| 59 | /* Utils */ |
| 60 | static void |
Sylvain Munaut | 29d8209 | 2022-01-10 12:44:53 +0100 | [diff] [blame] | 61 | e1f_init(struct e1_fifo *fifo, unsigned int base, unsigned int len) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 62 | { |
| 63 | memset(fifo, 0x00, sizeof(struct e1_fifo)); |
| 64 | fifo->base = base; |
| 65 | fifo->mask = len - 1; |
| 66 | } |
| 67 | |
Sylvain Munaut | 29d8209 | 2022-01-10 12:44:53 +0100 | [diff] [blame] | 68 | static void |
| 69 | e1f_reset(struct e1_fifo *fifo) |
| 70 | { |
| 71 | fifo->wptr[0] = fifo->wptr[1] = 0; |
| 72 | fifo->rptr[0] = fifo->rptr[1] = 0; |
| 73 | } |
| 74 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 75 | static unsigned int |
| 76 | e1f_allocd_frames(struct e1_fifo *fifo) |
| 77 | { |
| 78 | /* Number of frames that are allocated (i.e. where we can't write to) */ |
| 79 | return (fifo->wptr[1] - fifo->rptr[0]) & fifo->mask; |
| 80 | } |
| 81 | |
| 82 | static unsigned int |
| 83 | e1f_valid_frames(struct e1_fifo *fifo) |
| 84 | { |
| 85 | /* Number of valid frames */ |
| 86 | return (fifo->wptr[0] - fifo->rptr[0]) & fifo->mask; |
| 87 | } |
| 88 | |
| 89 | static unsigned int |
| 90 | e1f_unseen_frames(struct e1_fifo *fifo) |
| 91 | { |
| 92 | /* Number of valid frames that haven't been peeked yet */ |
| 93 | return (fifo->wptr[0] - fifo->rptr[1]) & fifo->mask; |
| 94 | } |
| 95 | |
| 96 | static unsigned int |
| 97 | e1f_free_frames(struct e1_fifo *fifo) |
| 98 | { |
| 99 | /* Number of frames that aren't allocated */ |
| 100 | return (fifo->rptr[0] - fifo->wptr[1] - 1) & fifo->mask; |
| 101 | } |
| 102 | |
| 103 | static unsigned int |
| 104 | e1f_ofs_to_dma(unsigned int ofs) |
| 105 | { |
| 106 | /* DMA address are 32-bits word address. Offsets are 32 byte address */ |
| 107 | return (ofs << 3); |
| 108 | } |
| 109 | |
| 110 | static unsigned int |
| 111 | e1f_ofs_to_mf(unsigned int ofs) |
| 112 | { |
| 113 | /* E1 Buffer Descriptors are always multiframe aligned */ |
| 114 | return (ofs >> 4); |
| 115 | } |
| 116 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 117 | /* Debug */ |
| 118 | static void |
| 119 | e1f_debug(struct e1_fifo *fifo, const char *name) |
| 120 | { |
| 121 | unsigned int la, lv, lu, lf; |
| 122 | |
| 123 | la = e1f_allocd_frames(fifo); |
| 124 | lv = e1f_valid_frames(fifo); |
| 125 | lu = e1f_unseen_frames(fifo); |
| 126 | lf = e1f_free_frames(fifo); |
| 127 | |
| 128 | printf("%s: R: %u / %u | W: %u / %u | A:%u V:%u U:%u F:%u\n", |
| 129 | name, |
| 130 | fifo->rptr[0], fifo->rptr[1], fifo->wptr[0], fifo->wptr[1], |
| 131 | la, lv, lu, lf |
| 132 | ); |
| 133 | } |
| 134 | |
| 135 | /* Frame level read/write */ |
| 136 | static unsigned int |
| 137 | e1f_frame_write(struct e1_fifo *fifo, unsigned int *ofs, unsigned int max_frames) |
| 138 | { |
| 139 | unsigned int lf, le; |
| 140 | |
| 141 | lf = e1f_free_frames(fifo); |
| 142 | le = fifo->mask - fifo->wptr[0] + 1; |
| 143 | |
| 144 | if (max_frames > le) |
| 145 | max_frames = le; |
| 146 | if (max_frames > lf) |
| 147 | max_frames = lf; |
| 148 | |
| 149 | *ofs = fifo->base + fifo->wptr[0]; |
| 150 | fifo->wptr[1] = fifo->wptr[0] = (fifo->wptr[0] + max_frames) & fifo->mask; |
| 151 | |
| 152 | return max_frames; |
| 153 | } |
| 154 | |
| 155 | static unsigned int |
Sylvain Munaut | de20fb7 | 2020-10-29 13:24:50 +0100 | [diff] [blame] | 156 | e1f_frame_read(struct e1_fifo *fifo, unsigned int *ofs, unsigned int max_frames) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 157 | { |
| 158 | unsigned int lu, le; |
| 159 | |
| 160 | lu = e1f_unseen_frames(fifo); |
| 161 | le = fifo->mask - fifo->rptr[1] + 1; |
| 162 | |
| 163 | if (max_frames > le) |
| 164 | max_frames = le; |
| 165 | if (max_frames > lu) |
| 166 | max_frames = lu; |
| 167 | |
| 168 | *ofs = fifo->base + fifo->rptr[1]; |
| 169 | fifo->rptr[0] = fifo->rptr[1] = (fifo->rptr[1] + max_frames) & fifo->mask; |
| 170 | |
| 171 | return max_frames; |
| 172 | } |
| 173 | |
| 174 | |
| 175 | /* MultiFrame level split read/write */ |
| 176 | static bool |
| 177 | e1f_multiframe_write_prepare(struct e1_fifo *fifo, unsigned int *ofs) |
| 178 | { |
| 179 | unsigned int lf; |
| 180 | |
| 181 | lf = e1f_free_frames(fifo); |
| 182 | if (lf < 16) |
| 183 | return false; |
| 184 | |
| 185 | *ofs = fifo->base + fifo->wptr[1]; |
| 186 | fifo->wptr[1] = (fifo->wptr[1] + 16) & fifo->mask; |
| 187 | |
| 188 | return true; |
| 189 | } |
| 190 | |
| 191 | static void |
| 192 | e1f_multiframe_write_commit(struct e1_fifo *fifo) |
| 193 | { |
| 194 | fifo->wptr[0] = (fifo->wptr[0] + 16) & fifo->mask; |
| 195 | } |
| 196 | |
| 197 | static bool |
| 198 | e1f_multiframe_read_peek(struct e1_fifo *fifo, unsigned int *ofs) |
| 199 | { |
| 200 | unsigned int lu; |
| 201 | |
| 202 | lu = e1f_unseen_frames(fifo); |
| 203 | if (lu < 16) |
| 204 | return false; |
| 205 | |
| 206 | *ofs = fifo->base + fifo->rptr[1]; |
| 207 | fifo->rptr[1] = (fifo->rptr[1] + 16) & fifo->mask; |
| 208 | |
| 209 | return true; |
| 210 | } |
| 211 | |
| 212 | static void |
| 213 | e1f_multiframe_read_discard(struct e1_fifo *fifo) |
| 214 | { |
| 215 | fifo->rptr[0] = (fifo->rptr[0] + 16) & fifo->mask; |
| 216 | } |
| 217 | |
| 218 | static void |
| 219 | e1f_multiframe_empty(struct e1_fifo *fifo) |
| 220 | { |
| 221 | fifo->rptr[0] = fifo->rptr[1] = (fifo->wptr[0] & ~15); |
| 222 | } |
| 223 | |
| 224 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 225 | // Main logic |
| 226 | // ---------- |
| 227 | |
| 228 | enum e1_pipe_state { |
Harald Welte | 30fc560 | 2020-12-14 15:56:28 +0100 | [diff] [blame] | 229 | IDLE = 0, /* not yet initialized */ |
| 230 | BOOT = 1, /* after e1_init(), regiters are programmed */ |
| 231 | RUN = 2, /* normal operation */ |
| 232 | RECOVER = 3, /* after underflow, overflow or alignment error */ |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 233 | }; |
| 234 | |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 235 | struct e1_state { |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 236 | struct { |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 237 | struct { |
| 238 | uint32_t cfg; |
| 239 | uint32_t val; |
| 240 | } cr; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 241 | struct e1_fifo fifo; |
| 242 | int in_flight; |
| 243 | enum e1_pipe_state state; |
| 244 | } rx; |
| 245 | |
| 246 | struct { |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 247 | struct { |
| 248 | uint32_t cfg; |
| 249 | uint32_t val; |
| 250 | } cr; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 251 | struct e1_fifo fifo; |
| 252 | int in_flight; |
| 253 | enum e1_pipe_state state; |
| 254 | } tx; |
Sylvain Munaut | 2c0c136 | 2022-01-03 18:48:08 +0100 | [diff] [blame] | 255 | |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 256 | struct e1_error_count errors; |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 257 | }; |
| 258 | |
| 259 | static struct e1_state g_e1[2]; |
| 260 | |
| 261 | |
| 262 | static volatile struct e1_core * |
| 263 | _get_regs(int port) |
| 264 | { |
| 265 | if ((port < 0) || (port > 1)) |
| 266 | panic("_get_regs invalid port %d", port); |
| 267 | return &e1_regs_base[port]; |
| 268 | } |
| 269 | |
| 270 | static struct e1_state * |
| 271 | _get_state(int port) |
| 272 | { |
| 273 | if ((port < 0) || (port > 1)) |
| 274 | panic("_get_state invalid port %d", port); |
| 275 | return &g_e1[port]; |
| 276 | } |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 277 | |
| 278 | |
Sylvain Munaut | e9fe0dc | 2022-01-10 12:26:20 +0100 | [diff] [blame] | 279 | #define RXCR_PERMITTED ( \ |
| 280 | E1_RX_CR_MODE_MASK ) |
| 281 | |
| 282 | #define TXCR_PERMITTED ( \ |
| 283 | E1_TX_CR_MODE_MASK | \ |
| 284 | E1_TX_CR_TICK_MASK | \ |
| 285 | E1_TX_CR_ALARM | \ |
| 286 | E1_TX_CR_LOOPBACK | \ |
| 287 | E1_TX_CR_LOOPBACK_CROSS ) |
| 288 | |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 289 | static void |
| 290 | _e1_update_cr_val(int port) |
| 291 | { |
| 292 | struct e1_state *e1 = _get_state(port); |
| 293 | |
| 294 | /* RX */ |
| 295 | if (e1->rx.state == IDLE) { |
| 296 | /* "Off" state: Force MFA mode to detect remote side */ |
| 297 | e1->rx.cr.val = (e1->rx.cr.cfg & ~E1_RX_CR_MODE_MASK) | E1_RX_CR_ENABLE | E1_RX_CR_MODE_MFA; |
| 298 | } else { |
| 299 | /* "On state: Enabled + User config */ |
| 300 | e1->rx.cr.val = e1->rx.cr.cfg | E1_RX_CR_ENABLE; |
| 301 | } |
| 302 | |
| 303 | /* TX */ |
| 304 | if (e1->tx.state == IDLE) { |
| 305 | /* "Off" state: We TX only OIS */ |
| 306 | e1->tx.cr.val = (e1->tx.cr.cfg & ~(E1_TX_CR_MODE_MASK | E1_TX_CR_ALARM)) | E1_TX_CR_ENABLE | E1_TX_CR_MODE_TRSP; |
| 307 | } else { |
| 308 | /* "On state: Enabled + User config */ |
| 309 | e1->tx.cr.val = e1->tx.cr.cfg | E1_TX_CR_ENABLE; |
| 310 | } |
| 311 | } |
| 312 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 313 | void |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 314 | e1_init(int port, uint16_t rx_cr, uint16_t tx_cr) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 315 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 316 | volatile struct e1_core *e1_regs = _get_regs(port); |
| 317 | struct e1_state *e1 = _get_state(port); |
| 318 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 319 | /* Global state init */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 320 | memset(e1, 0x00, sizeof(struct e1_state)); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 321 | |
Sylvain Munaut | 29d8209 | 2022-01-10 12:44:53 +0100 | [diff] [blame] | 322 | /* Initialize FIFOs */ |
| 323 | e1f_init(&e1->rx.fifo, (512 * port) + 0, 256); |
| 324 | e1f_init(&e1->tx.fifo, (512 * port) + 256, 256); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 325 | |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 326 | /* Flow state */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 327 | e1->rx.state = BOOT; |
| 328 | e1->tx.state = BOOT; |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 329 | |
| 330 | /* Set config registers */ |
| 331 | e1->rx.cr.cfg = rx_cr & RXCR_PERMITTED; |
| 332 | e1->tx.cr.cfg = tx_cr & TXCR_PERMITTED; |
| 333 | |
| 334 | _e1_update_cr_val(port); |
| 335 | |
| 336 | e1_regs->rx.csr = e1->rx.cr.val; |
| 337 | e1_regs->tx.csr = e1->tx.cr.val; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 338 | } |
| 339 | |
Harald Welte | 6add0aa | 2020-12-16 00:02:11 +0100 | [diff] [blame] | 340 | void |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 341 | e1_rx_config(int port, uint16_t cr) |
Harald Welte | 6add0aa | 2020-12-16 00:02:11 +0100 | [diff] [blame] | 342 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 343 | volatile struct e1_core *e1_regs = _get_regs(port); |
| 344 | struct e1_state *e1 = _get_state(port); |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 345 | e1->rx.cr.cfg = cr & RXCR_PERMITTED; |
| 346 | _e1_update_cr_val(port); |
| 347 | e1_regs->rx.csr = e1->rx.cr.val; |
Harald Welte | 6add0aa | 2020-12-16 00:02:11 +0100 | [diff] [blame] | 348 | } |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 349 | |
Sylvain Munaut | 4fd7155 | 2022-01-10 12:28:28 +0100 | [diff] [blame] | 350 | void |
| 351 | e1_tx_config(int port, uint16_t cr) |
| 352 | { |
| 353 | volatile struct e1_core *e1_regs = _get_regs(port); |
| 354 | struct e1_state *e1 = _get_state(port); |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 355 | e1->tx.cr.cfg = cr & TXCR_PERMITTED; |
| 356 | _e1_update_cr_val(port); |
| 357 | e1_regs->tx.csr = e1->tx.cr.val; |
Sylvain Munaut | 4fd7155 | 2022-01-10 12:28:28 +0100 | [diff] [blame] | 358 | } |
| 359 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 360 | unsigned int |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 361 | e1_rx_need_data(int port, unsigned int usb_addr, unsigned int max_frames, unsigned int *pos) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 362 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 363 | struct e1_state *e1 = _get_state(port); |
Harald Welte | 51baa36 | 2022-01-01 15:22:25 +0100 | [diff] [blame] | 364 | bool rai_received = false; |
| 365 | bool rai_possible = false; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 366 | unsigned int ofs; |
| 367 | int tot_frames = 0; |
Harald Welte | 51baa36 | 2022-01-01 15:22:25 +0100 | [diff] [blame] | 368 | int n_frames, i; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 369 | |
| 370 | while (max_frames) { |
| 371 | /* Get some data from the FIFO */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 372 | n_frames = e1f_frame_read(&e1->rx.fifo, &ofs, max_frames); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 373 | if (!n_frames) |
| 374 | break; |
| 375 | |
Harald Welte | daff4f6 | 2020-12-14 17:39:23 +0100 | [diff] [blame] | 376 | /* Give pos */ |
| 377 | if (pos) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 378 | *pos = ofs & e1->rx.fifo.mask; |
Harald Welte | daff4f6 | 2020-12-14 17:39:23 +0100 | [diff] [blame] | 379 | pos = NULL; |
| 380 | } |
| 381 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 382 | /* Copy from FIFO to USB */ |
| 383 | dma_exec(e1f_ofs_to_dma(ofs), usb_addr, n_frames * (32 / 4), false, NULL, NULL); |
| 384 | |
| 385 | /* Prepare Next */ |
| 386 | usb_addr += n_frames * (32 / 4); |
| 387 | max_frames -= n_frames; |
| 388 | tot_frames += n_frames; |
| 389 | |
Harald Welte | 51baa36 | 2022-01-01 15:22:25 +0100 | [diff] [blame] | 390 | /* While DMA is running: Determine if remote end indicates any alarms */ |
| 391 | for (i = 0; i < n_frames; i++) { |
| 392 | unsigned int frame_nr = ofs + i; |
| 393 | /* A bit is present in every odd frame TS0 */ |
| 394 | if (frame_nr & 1) { |
| 395 | uint8_t ts0 = *e1_data_ptr(0, ofs + i, 0); |
| 396 | rai_possible = true; |
| 397 | if (ts0 & 0x20) { |
| 398 | rai_received = true; |
| 399 | break; |
| 400 | } |
| 401 | } |
| 402 | } |
| 403 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 404 | /* Wait for DMA completion */ |
| 405 | while (dma_poll()); |
| 406 | } |
| 407 | |
Harald Welte | 51baa36 | 2022-01-01 15:22:25 +0100 | [diff] [blame] | 408 | if (rai_possible) { |
| 409 | if (rai_received) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 410 | e1->errors.flags |= E1_ERR_F_RAI; |
| 411 | e1_platform_led_set(port, E1P_LED_YELLOW, E1P_LED_ST_ON); |
Harald Welte | 51baa36 | 2022-01-01 15:22:25 +0100 | [diff] [blame] | 412 | } else { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 413 | e1->errors.flags &= ~E1_ERR_F_RAI; |
| 414 | e1_platform_led_set(port, E1P_LED_YELLOW, E1P_LED_ST_OFF); |
Harald Welte | 51baa36 | 2022-01-01 15:22:25 +0100 | [diff] [blame] | 415 | } |
| 416 | } |
| 417 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 418 | return tot_frames; |
| 419 | } |
| 420 | |
| 421 | unsigned int |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 422 | e1_tx_feed_data(int port, unsigned int usb_addr, unsigned int frames) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 423 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 424 | struct e1_state *e1 = _get_state(port); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 425 | unsigned int ofs; |
| 426 | int n_frames; |
| 427 | |
| 428 | while (frames) { |
| 429 | /* Get some space in FIFO */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 430 | n_frames = e1f_frame_write(&e1->tx.fifo, &ofs, frames); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 431 | if (!n_frames) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 432 | printf("[!] TX FIFO Overflow (port=%d, req=%d, done=%d)\n", port, frames, n_frames); |
| 433 | e1f_debug(&e1->tx.fifo, "TX"); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 434 | break; |
| 435 | } |
| 436 | |
| 437 | /* Copy from USB to FIFO */ |
| 438 | dma_exec(e1f_ofs_to_dma(ofs), usb_addr, n_frames * (32 / 4), true, NULL, NULL); |
| 439 | |
| 440 | /* Prepare next */ |
| 441 | usb_addr += n_frames * (32 / 4); |
| 442 | frames -= n_frames; |
| 443 | |
| 444 | /* Wait for DMA completion */ |
| 445 | while (dma_poll()); |
| 446 | } |
| 447 | |
| 448 | return frames; |
| 449 | } |
| 450 | |
| 451 | unsigned int |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 452 | e1_rx_level(int port) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 453 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 454 | struct e1_state *e1 = _get_state(port); |
| 455 | return e1f_valid_frames(&e1->rx.fifo); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 456 | } |
| 457 | |
Sylvain Munaut | 4fd7155 | 2022-01-10 12:28:28 +0100 | [diff] [blame] | 458 | unsigned int |
| 459 | e1_tx_level(int port) |
| 460 | { |
| 461 | struct e1_state *e1 = _get_state(port); |
| 462 | return e1f_valid_frames(&e1->tx.fifo); |
| 463 | } |
| 464 | |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 465 | const struct e1_error_count * |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 466 | e1_get_error_count(int port) |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 467 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 468 | struct e1_state *e1 = _get_state(port); |
| 469 | return &e1->errors; |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 470 | } |
| 471 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 472 | void |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 473 | e1_poll(int port) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 474 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 475 | volatile struct e1_core *e1_regs = _get_regs(port); |
| 476 | struct e1_state *e1 = _get_state(port); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 477 | uint32_t bd; |
| 478 | unsigned int ofs; |
| 479 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 480 | /* HACK: LED link status */ |
Harald Welte | 5276567 | 2020-12-15 18:35:42 +0100 | [diff] [blame] | 481 | if (e1_regs->rx.csr & E1_RX_SR_ALIGNED) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 482 | e1_platform_led_set(port, E1P_LED_GREEN, E1P_LED_ST_ON); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 483 | led_color(0, 48, 0); |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 484 | e1->errors.flags &= ~(E1_ERR_F_LOS|E1_ERR_F_ALIGN_ERR); |
Harald Welte | 5276567 | 2020-12-15 18:35:42 +0100 | [diff] [blame] | 485 | } else { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 486 | e1_platform_led_set(port, E1P_LED_GREEN, E1P_LED_ST_BLINK); |
Sylvain Munaut | d6737bb | 2022-01-06 22:00:50 +0100 | [diff] [blame] | 487 | e1_platform_led_set(port, E1P_LED_YELLOW, E1P_LED_ST_OFF); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 488 | led_color(48, 0, 0); |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 489 | e1->errors.flags |= E1_ERR_F_ALIGN_ERR; |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 490 | /* TODO: completely off if rx tick counter not incrementing */ |
Harald Welte | 5276567 | 2020-12-15 18:35:42 +0100 | [diff] [blame] | 491 | } |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 492 | |
Sylvain Munaut | e98c033 | 2022-01-10 12:46:49 +0100 | [diff] [blame] | 493 | /* Active ? */ |
| 494 | if ((e1->rx.state == IDLE) && (e1->tx.state == IDLE)) |
| 495 | return; |
| 496 | |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 497 | /* Recover any done TX BD */ |
| 498 | while ( (bd = e1_regs->tx.bd) & E1_BD_VALID ) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 499 | e1f_multiframe_read_discard(&e1->tx.fifo); |
| 500 | e1->tx.in_flight--; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 501 | } |
| 502 | |
| 503 | /* Recover any done RX BD */ |
| 504 | while ( (bd = e1_regs->rx.bd) & E1_BD_VALID ) { |
| 505 | /* FIXME: CRC status ? */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 506 | e1f_multiframe_write_commit(&e1->rx.fifo); |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 507 | if ((bd & (E1_BD_CRC0 | E1_BD_CRC1)) != (E1_BD_CRC0 | E1_BD_CRC1)) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 508 | printf("[!] E1 crc err (port=%d, bd=%03x)\n", port, bd); |
| 509 | e1->errors.crc++; |
Harald Welte | 805f2cf | 2020-12-14 17:31:03 +0100 | [diff] [blame] | 510 | } |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 511 | e1->rx.in_flight--; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 512 | } |
| 513 | |
| 514 | /* Boot procedure */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 515 | if (e1->tx.state == BOOT) { |
| 516 | if (e1f_unseen_frames(&e1->tx.fifo) < (16 * 5)) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 517 | return; |
| 518 | /* HACK: LED flow status */ |
| 519 | led_blink(true, 200, 1000); |
| 520 | led_breathe(true, 100, 200); |
| 521 | } |
| 522 | |
| 523 | /* Handle RX */ |
| 524 | /* Misalign ? */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 525 | if (e1->rx.state == RUN) { |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 526 | if (!(e1_regs->rx.csr & E1_RX_SR_ALIGNED)) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 527 | printf("[!] E1 rx misalign (port=%d)\n", port); |
| 528 | e1->rx.state = RECOVER; |
| 529 | e1->errors.align++; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 530 | } |
| 531 | } |
| 532 | |
| 533 | /* Overflow ? */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 534 | if (e1->rx.state == RUN) { |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 535 | if (e1_regs->rx.csr & E1_RX_SR_OVFL) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 536 | printf("[!] E1 overflow (port=%d, inf=%d)\n", port, e1->rx.in_flight); |
| 537 | e1->rx.state = RECOVER; |
| 538 | e1->errors.ovfl++; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 539 | } |
| 540 | } |
| 541 | |
| 542 | /* Recover ready ? */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 543 | if (e1->rx.state == RECOVER) { |
| 544 | if (e1->rx.in_flight != 0) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 545 | goto done_rx; |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 546 | e1f_multiframe_empty(&e1->rx.fifo); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 547 | } |
| 548 | |
| 549 | /* Fill new RX BD */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 550 | while (e1->rx.in_flight < 4) { |
| 551 | if (!e1f_multiframe_write_prepare(&e1->rx.fifo, &ofs)) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 552 | break; |
| 553 | e1_regs->rx.bd = e1f_ofs_to_mf(ofs); |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 554 | e1->rx.in_flight++; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 555 | } |
| 556 | |
| 557 | /* Clear overflow if needed */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 558 | if (e1->rx.state != RUN) { |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 559 | e1_regs->rx.csr = e1->rx.cr.val | E1_RX_CR_OVFL_CLR; |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 560 | e1->rx.state = RUN; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 561 | } |
| 562 | done_rx: |
| 563 | |
| 564 | /* Handle TX */ |
| 565 | /* Underflow ? */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 566 | if (e1->tx.state == RUN) { |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 567 | if (e1_regs->tx.csr & E1_TX_SR_UNFL) { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 568 | printf("[!] E1 underflow (port=%d, inf=%d)\n", port, e1->tx.in_flight); |
| 569 | e1->tx.state = RECOVER; |
| 570 | e1->errors.unfl++; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 571 | } |
| 572 | } |
| 573 | |
| 574 | /* Recover ready ? */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 575 | if (e1->tx.state == RECOVER) { |
| 576 | if (e1f_unseen_frames(&e1->tx.fifo) < (16 * 5)) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 577 | return; |
| 578 | } |
| 579 | |
| 580 | /* Fill new TX BD */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 581 | while (e1->tx.in_flight < 4) { |
| 582 | if (!e1f_multiframe_read_peek(&e1->tx.fifo, &ofs)) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 583 | break; |
| 584 | e1_regs->tx.bd = e1f_ofs_to_mf(ofs); |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 585 | e1->tx.in_flight++; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 586 | } |
| 587 | |
| 588 | /* Clear underflow if needed */ |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 589 | if (e1->tx.state != RUN) { |
Sylvain Munaut | 9410bdf | 2022-01-10 13:18:19 +0100 | [diff] [blame^] | 590 | e1_regs->tx.csr = e1->tx.cr.val | E1_TX_CR_UNFL_CLR; |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 591 | e1->tx.state = RUN; |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 592 | } |
| 593 | } |
| 594 | |
| 595 | void |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 596 | e1_debug_print(int port, bool data) |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 597 | { |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 598 | volatile struct e1_core *e1_regs = _get_regs(port); |
| 599 | struct e1_state *e1 = _get_state(port); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 600 | volatile uint8_t *p; |
| 601 | |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 602 | printf("E1 port %d\n", port); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 603 | printf("CSR: Rx %04x / Tx %04x\n", e1_regs->rx.csr, e1_regs->tx.csr); |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 604 | printf("InF: Rx %d / Tx %d\n", e1->rx.in_flight, e1->tx.in_flight); |
| 605 | printf("Sta: Rx %d / Tx %d\n", e1->rx.state, e1->tx.state); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 606 | |
Sylvain Munaut | 3da5151 | 2022-01-03 22:12:59 +0100 | [diff] [blame] | 607 | e1f_debug(&e1->rx.fifo, "Rx FIFO"); |
| 608 | e1f_debug(&e1->tx.fifo, "Tx FIFO"); |
Sylvain Munaut | bc9f5c4 | 2020-09-14 10:22:29 +0200 | [diff] [blame] | 609 | |
| 610 | if (data) { |
| 611 | puts("\nE1 Data\n"); |
| 612 | for (int f=0; f<16; f++) { |
| 613 | p = e1_data_ptr(0, f, 0); |
| 614 | for (int ts=0; ts<32; ts++) |
| 615 | printf(" %02x", p[ts]); |
| 616 | printf("\n"); |
| 617 | } |
| 618 | } |
| 619 | } |