Gitiles
Code Review Sign In
gerrit.osmocom.org / osmo-msc / 470ec29b0db526c1592f6a270652657315efddca / . / openbsc / src / e1_config.c
blob: 9c9f40cffc60866a66300e8b9639ca3f983a85ec [file] [log] [blame]
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]1#include <string.h>
2#include <errno.h>
3
Harald Welte25de9912009-04-30 15:53:07 +0000[diff] [blame]4#include <netinet/in.h>
5
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]6#include <openbsc/gsm_data.h>
7#include <openbsc/e1_input.h>
Harald Welte45b407a2009-05-23 15:51:12 +0000[diff] [blame]8#include <openbsc/trau_frame.h>
Harald Welte39a1b712009-02-10 17:17:09 +0000[diff] [blame]9#include <openbsc/trau_mux.h>
Holger Freytherff9592f2009-03-09 16:17:14 +0000[diff] [blame]10#include <openbsc/misdn.h>
Harald Welte2cf161b2009-06-20 22:36:41 +0200[diff] [blame]11#include <openbsc/talloc.h>
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]12
13#define SAPI_L2ML 0
14#define SAPI_OML 62
15#define SAPI_RSL 0 /* 63 ? */
16
17#define TEI_L2ML 127
18#define TEI_OML 25
19#define TEI_RSL 1
20
21/* do some compiled-in configuration for our BTS/E1 setup */
Holger Freytherb5c00f52009-04-22 22:08:07 +0000[diff] [blame]22int e1_config(struct gsm_bts *bts, int cardnr, int release_l2)
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]23{
24 struct e1inp_line *line;
25 struct e1inp_ts *sign_ts;
26 struct e1inp_sign_link *oml_link, *rsl_link;
27
Harald Welte470ec292009-06-26 20:25:23 +0200[diff] [blame^]28 line = talloc_zero(tall_bsc_ctx, struct e1inp_line);
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]29 if (!line)
30 return -ENOMEM;
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]31
32 /* create E1 timeslots for signalling and TRAU frames */
33 e1inp_ts_config(&line->ts[1-1], line, E1INP_TS_TYPE_SIGN);
34 e1inp_ts_config(&line->ts[2-1], line, E1INP_TS_TYPE_TRAU);
Harald Welted47a4be2009-04-29 16:21:34 +0000[diff] [blame]35 e1inp_ts_config(&line->ts[3-1], line, E1INP_TS_TYPE_TRAU);
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]36
37 /* create signalling links for TS1 */
38 sign_ts = &line->ts[1-1];
39 oml_link = e1inp_sign_link_create(sign_ts, E1INP_SIGN_OML,
40 bts->c0, TEI_OML, SAPI_OML);
41 rsl_link = e1inp_sign_link_create(sign_ts, E1INP_SIGN_RSL,
42 bts->c0, TEI_RSL, SAPI_RSL);
43
44 /* create back-links from bts/trx */
45 bts->oml_link = oml_link;
46 bts->c0->rsl_link = rsl_link;
47
Harald Welte11fa29c2009-02-19 17:24:39 +0000[diff] [blame]48 /* enable subchannel demuxer on TS2 */
49 subch_demux_activate(&line->ts[2-1].trau.demux, 1);
50 subch_demux_activate(&line->ts[2-1].trau.demux, 2);
51 subch_demux_activate(&line->ts[2-1].trau.demux, 3);
Harald Welte93d3f372009-02-18 03:27:14 +0000[diff] [blame]52
Harald Welte11fa29c2009-02-19 17:24:39 +0000[diff] [blame]53 /* enable subchannel demuxer on TS3 */
54 subch_demux_activate(&line->ts[3-1].trau.demux, 0);
55 subch_demux_activate(&line->ts[3-1].trau.demux, 1);
56 subch_demux_activate(&line->ts[3-1].trau.demux, 2);
57 subch_demux_activate(&line->ts[3-1].trau.demux, 3);
Harald Welte11fa29c2009-02-19 17:24:39 +0000[diff] [blame]58
Harald Welte39a1b712009-02-10 17:17:09 +0000[diff] [blame]59#ifdef HAVE_TRX1
60 /* create E1 timeslots for TRAU frames of TRX1 */
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]61 e1inp_ts_config(&line->ts[4-1], line, E1INP_TS_TYPE_TRAU);
62 e1inp_ts_config(&line->ts[5-1], line, E1INP_TS_TYPE_TRAU);
63
Harald Welte39a1b712009-02-10 17:17:09 +0000[diff] [blame]64 /* create RSL signalling link for TRX1 */
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]65 sign_ts = &line->ts[1-1];
66 rsl_link = e1inp_sign_link_create(sign_ts, E1INP_SIGN_RSL,
67 &bts->trx[1], TEI_RSL+1, SAPI_RSL);
68 /* create back-links from trx */
69 bts->trx[1].rsl_link = rsl_link;
70#endif
71
Holger Freytherb5c00f52009-04-22 22:08:07 +0000[diff] [blame]72 return mi_setup(cardnr, line, release_l2);
Harald Welte1fa60c82009-02-09 18:13:26 +0000[diff] [blame]73}
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]74
Harald Welteedb37782009-05-01 14:59:07 +0000[diff] [blame]75/* configure pseudo E1 line in ip.access style and connect to BTS */
76int ia_config_connect(struct gsm_bts *bts, struct sockaddr_in *sin)
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]77{
78 struct e1inp_line *line;
Harald Welte5c1e4582009-02-15 11:57:29 +0000[diff] [blame]79 struct e1inp_ts *sign_ts, *rsl_ts;
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]80 struct e1inp_sign_link *oml_link, *rsl_link;
81
Harald Welte470ec292009-06-26 20:25:23 +0200[diff] [blame^]82 line = talloc_zero(tall_bsc_ctx, struct e1inp_line);
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]83 if (!line)
Harald Welte2cf161b2009-06-20 22:36:41 +0200[diff] [blame]84 return -ENOMEM;
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]85
86 /* create E1 timeslots for signalling and TRAU frames */
87 e1inp_ts_config(&line->ts[1-1], line, E1INP_TS_TYPE_SIGN);
Harald Welte5c1e4582009-02-15 11:57:29 +0000[diff] [blame]88 e1inp_ts_config(&line->ts[2-1], line, E1INP_TS_TYPE_SIGN);
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]89
90 /* create signalling links for TS1 */
91 sign_ts = &line->ts[1-1];
Harald Welte5c1e4582009-02-15 11:57:29 +0000[diff] [blame]92 rsl_ts = &line->ts[2-1];
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]93 oml_link = e1inp_sign_link_create(sign_ts, E1INP_SIGN_OML,
94 bts->c0, 0, 0xff);
Harald Welte5c1e4582009-02-15 11:57:29 +0000[diff] [blame]95 rsl_link = e1inp_sign_link_create(rsl_ts, E1INP_SIGN_RSL,
Harald Welte5fd8a542009-02-13 02:43:36 +0000[diff] [blame]96 bts->c0, 0, 0);
97
98 /* create back-links from bts/trx */
99 bts->oml_link = oml_link;
100 bts->c0->rsl_link = rsl_link;
101
Harald Welte25de9912009-04-30 15:53:07 +0000[diff] [blame]102 /* default port at BTS for incoming connections is 3006 */
103 if (sin->sin_port == 0)
104 sin->sin_port = htons(3006);
105
106 return ipaccess_connect(line, sin);
107}