blob: 73cbd889a9efa1e8327a093720468f8ace0274fb [file] [log] [blame]
Harald Weltef74dad72020-12-15 23:32:53 +01001/*
2 * e1_hw.h
3 *
4 * Copyright (C) 2019-2020 Sylvain Munaut <tnt@246tNt.com>
5 * SPDX-License-Identifier: GPL-3.0-or-later
6 */
7
8#pragma once
9
10#include <stdint.h>
11
12//TODO: Should latre go into the no2e1 git repo
13
14struct e1_chan {
15 uint32_t csr;
16 uint32_t bd;
17} __attribute__((packed,aligned(4)));
18
19struct e1_core {
20 struct e1_chan rx;
21 struct e1_chan tx;
22} __attribute__((packed,aligned(4)));
23
24/* E1 receiver control register */
25#define E1_RX_CR_ENABLE (1 << 0) /* Enable receiver */
26#define E1_RX_CR_MODE_TRSP (0 << 1) /* Request no alignment at all */
27#define E1_RX_CR_MODE_BYTE (1 << 1) /* Request byte-level alignment */
28#define E1_RX_CR_MODE_BFA (2 << 1) /* Request Basic Frame Alignment */
29#define E1_RX_CR_MODE_MFA (3 << 1) /* Request Multi-Frame Alignment */
Sylvain Munautab75c942022-01-10 12:22:41 +010030#define E1_RX_CR_MODE_MASK (3 << 1)
Harald Weltef74dad72020-12-15 23:32:53 +010031#define E1_RX_CR_OVFL_CLR (1 << 12) /* Clear Rx overflow condition */
32
33/* E1 receiver status register */
34#define E1_RX_SR_ENABLED (1 << 0) /* Indicate Rx is enabled */
35#define E1_RX_SR_ALIGNED (1 << 1) /* Indicate Alignment achieved */
36#define E1_RX_SR_BD_IN_EMPTY (1 << 8)
37#define E1_RX_SR_BD_IN_FULL (1 << 9)
38#define E1_RX_SR_BD_OUT_EMPTY (1 << 10)
39#define E1_RX_SR_BD_OUT_FULL (1 << 11)
40#define E1_RX_SR_OVFL (1 << 12) /* Indicate Rx overflow */
41
42/* E1 transmitter control register */
43#define E1_TX_CR_ENABLE (1 << 0) /* Enable transmitter */
44#define E1_TX_CR_MODE_TRSP (0 << 1) /* Transparent bit-stream mode */
45#define E1_TX_CR_MODE_TS0 (1 << 1) /* Generate TS0 in framer */
46#define E1_TX_CR_MODE_TS0_CRC (2 << 1) /* Generate TS0 + CRC4 in framer */
47#define E1_TX_CR_MODE_TS0_CRC_E (3 << 1) /* Generate TS0 + CRC4 + E-bits (based on Rx) in framer */
Sylvain Munautab75c942022-01-10 12:22:41 +010048#define E1_TX_CR_MODE_MASK (3 << 1)
Harald Weltef74dad72020-12-15 23:32:53 +010049#define E1_TX_CR_TICK_LOCAL (0 << 3) /* use local clock for Tx */
50#define E1_TX_CR_TICK_REMOTE (1 << 3) /* use recovered remote clock for Tx */
Sylvain Munautab75c942022-01-10 12:22:41 +010051#define E1_TX_CR_TICK_MASK (1 << 3)
Harald Weltef74dad72020-12-15 23:32:53 +010052#define E1_TX_CR_ALARM (1 << 4) /* indicate ALARM to remote */
53#define E1_TX_CR_LOOPBACK (1 << 5) /* external loopback enable/diasble */
54#define E1_TX_CR_LOOPBACK_CROSS (1 << 6) /* source of loopback: local (0) or other (1) port */
55#define E1_TX_CR_UNFL_CLR (1 << 12) /* Clear Tx underflow condition */
56
57/* E1 transmitter status register */
58#define E1_TX_SR_ENABLED (1 << 0) /* Indicate Tx is enabled */
59#define E1_TX_SR_BD_IN_EMPTY (1 << 8)
60#define E1_TX_SR_BD_IN_FULL (1 << 9)
61#define E1_TX_SR_BD_OUT_EMPTY (1 << 10)
62#define E1_TX_SR_BD_OUT_FULL (1 << 11)
63#define E1_TX_SR_UNFL (1 << 12) /* Indicate Tx underflow */
64
65/* E1 buffer descriptor flags */
66#define E1_BD_VALID (1 << 15)
67#define E1_BD_CRC1 (1 << 14)
68#define E1_BD_CRC0 (1 << 13)
69#define E1_BD_ADDR(x) ((x) & 0x7f)
70#define E1_BD_ADDR_MSK 0x7f
71#define E1_BD_ADDR_SHFT 0