* make sure we can obtain signalling type and timslot type names
* make sure every e1 timeslot has a valid backpointer to its line

2 files changed